欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68331CFC16 参数 Datasheet PDF下载

MC68331CFC16图片预览
型号: MC68331CFC16
PDF下载: 下载PDF文件 查看货源
内容描述: 用户手册 [User’s Manual]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 254 页 / 1319 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号MC68331CFC16的Datasheet PDF文件第30页浏览型号MC68331CFC16的Datasheet PDF文件第31页浏览型号MC68331CFC16的Datasheet PDF文件第32页浏览型号MC68331CFC16的Datasheet PDF文件第33页浏览型号MC68331CFC16的Datasheet PDF文件第35页浏览型号MC68331CFC16的Datasheet PDF文件第36页浏览型号MC68331CFC16的Datasheet PDF文件第37页浏览型号MC68331CFC16的Datasheet PDF文件第38页  
3.5 Intermodule Bus  
The intermodule bus (IMB) is a standardized bus developed to facilitate both design  
and operation of modular microcontrollers. It contains circuitry to support exception  
processing, address space partitioning, multiple interrupt levels, and vectored inter-  
rupts. The standardized modules in the MCU communicate with one another and with  
external components through the IMB. The IMB in the MCU uses 24 address and 16  
data lines.  
3.6 System Memory Map  
Figure 3-4, Figure 3-5, Figure 3-6, Figure 3-7, and Figure 3-8 are MCU memory  
maps. Figure 3-4 shows IMB addresses of internal registers. Figure 3-5 through Fig-  
ure 3-8 show system memory maps that use different external decoding schemes.  
3.6.1 Internal Register Map  
In Figure 3-4, IMB ADDR[23:20] are represented by the letter Y. The value represent-  
ed by Y determines the base address of MCU module control registers. In M68300 mi-  
crocontrollers, Y is equal to M111, where M is the logic state of the module mapping  
(MM) bit in the system integration module configuration register (SIMCR).  
3
3.6.2 Address Space Maps  
Figure 3-5 shows a single memory space. Function codes FC[2:0] are not decoded  
externally so that separate user/supervisor or program/data spaces are not provided.  
In Figure 3-6, FC2 is decoded, resulting in separate supervisor and user spaces.  
FC[1:0] are not decoded, so that separate program and data spaces are not provided.  
In Figure 3-7 and Figure 3-8, FC[2:0] are decoded, resulting in four separate memory  
spaces: supervisor/program, supervisor/data, user/program and user/data.  
All exception vectors are located in supervisor data space, except the reset vector,  
which is located in supervisor program space. Only the initial reset vector is fixed in  
the processor's memory map. Once initialization is complete, there are no fixed as-  
signments. Since the vector base register (VBR) provides the base address of the vec-  
tor table, the vector table can be located anywhere in memory. Refer to SECTION 5  
CENTRAL PROCESSING UNIT for more information concerning memory manage-  
ment, extended addressing, and exception processing. Refer to SECTION 4 SYSTEM  
INTEGRATION MODULE for more information concerning function codes and ad-  
dress space types.  
MOTOROLA  
3-10  
OVERVIEW  
MC68331  
USER’S MANUAL  
 复制成功!