欢迎访问ic37.com |
会员登录 免费注册
发布采购

V58C2128804S 参数 Datasheet PDF下载

V58C2128804S图片预览
型号: V58C2128804S
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能2.5伏128兆位的DDR SDRAM [HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 59 页 / 922 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V58C2128804S的Datasheet PDF文件第47页浏览型号V58C2128804S的Datasheet PDF文件第48页浏览型号V58C2128804S的Datasheet PDF文件第49页浏览型号V58C2128804S的Datasheet PDF文件第50页浏览型号V58C2128804S的Datasheet PDF文件第52页浏览型号V58C2128804S的Datasheet PDF文件第53页浏览型号V58C2128804S的Datasheet PDF文件第54页浏览型号V58C2128804S的Datasheet PDF文件第55页  
V58C2128(804/404/164)S  
Figure 41 - SELF REFRESH MODE  
t
CK  
clock must be stable before  
exiting Self Refresh mode  
( (  
) )  
t
t
CH  
CL  
t
( (  
) )  
/CK  
CK  
( (  
) )  
( (  
) )  
t
t
t
t
IS  
IS  
IS IH  
( (  
) )  
CKE  
( (  
) )  
t
IS IH  
( (  
) )  
( (  
) )  
COMMAND  
NOP  
AR  
NOP  
VALID  
( (  
) )  
( (  
) )  
t
t
IS IH  
( (  
) )  
( (  
) )  
ADDR  
DQS  
VALID  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
DQ  
DM  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
( (  
) )  
t
XSNR/  
tXSRD**  
t
RP*  
Enter  
Self Refresh  
Mode  
Exit  
Self Refresh  
Mode  
DON'T CARE  
* = Device must be in the "All banks idle" state prior to entering Self Refresh mode  
** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CLK)  
are required before a READ command can be applied.  
V58C2128(804/404/164)S Rev. 1.6 March 2002  
51  
 复制成功!