欢迎访问ic37.com |
会员登录 免费注册
发布采购

PUMA67S4000AI-025 参数 Datasheet PDF下载

PUMA67S4000AI-025图片预览
型号: PUMA67S4000AI-025
PDF下载: 下载PDF文件 查看货源
内容描述: [SRAM Module, 128KX32, 25ns, CMOS, CQCC68, JLCC-68]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 10 页 / 303 K
品牌: MOSAIC [ MOSAIC ]
 浏览型号PUMA67S4000AI-025的Datasheet PDF文件第1页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第2页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第3页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第4页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第6页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第7页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第8页浏览型号PUMA67S4000AI-025的Datasheet PDF文件第9页  
PUMA2/67/77S4000/A-020/025/35  
Issue4.3:December1999  
Read Cycle Timing Waveform(1,2)  
t
RC  
A0~A16  
OE  
t AA  
tOE  
t OH  
t OLZ  
tCLZ  
CS1~4  
t ACS  
t CHZ(3)  
tOHZ(3)  
High-Z  
D0~31  
Data Valid  
Notes:  
(1) During the Read Cycle, WE is high for the modules.  
(2) Address valid prior to or coincident with CS transition Low.  
(3)  
t
CHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced  
to output voltage levels. These parameters are sampled and not 100% tested.  
Write Cycle No.1 Timing Waveform  
tWC  
A0~A16  
OE  
t AS(3)  
tAW  
tCW(4)  
tWR  
(2)  
(6)  
CS1~4  
WE1~4  
t WP(1)  
tOHZ(3,9)  
tOW  
tDH  
High-Z  
D0~31out  
D0~31in  
tDW  
High-Z  
5