欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90733AP 参数 Datasheet PDF下载

MT90733AP图片预览
型号: MT90733AP
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS DS3成帧器( DS3F ) [CMOS DS3 Framer (DS3F)]
分类和应用: 电信集成电路
文件页数/大小: 8 页 / 56 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90733AP的Datasheet PDF文件第1页浏览型号MT90733AP的Datasheet PDF文件第2页浏览型号MT90733AP的Datasheet PDF文件第4页浏览型号MT90733AP的Datasheet PDF文件第5页浏览型号MT90733AP的Datasheet PDF文件第6页浏览型号MT90733AP的Datasheet PDF文件第7页浏览型号MT90733AP的Datasheet PDF文件第8页  
Advance Information
CMOS
MT90733
DS3 Transmit Line Side Interfac
e
Pin #
1
3
Name
D3TC
D3TD
I/O/P
O
O
Description
DS3 Transmit Clock.
A 44.736 MHz clock that is derived from the transmit
clock (XCK) signal and is used for clocking out the line side DS3 data signal.
DS3 Transmit Data.
DS3 line side serial transmit data.
Note: I = Input; O = Output; P = Power
Receive Terminal Side Interfac
e
Pin #
31
32
34
39
40
41
42
Name
RFS
/
RFN
I/O/P
O
O
O
O
Description
Receive Framing Pulse for Serial/Nibble Interface.
The framing pulse is
synchronous with the first bit 1 in the DS3 frame or nibble 1175.
Receive Clock Gap Signal.
The active low gap signal is synchronous with
each overhead bit in the serial DS3 frame (first bit in the 85-bit group).
Receive Clock for Serial/Nibble Interface.
Clock used for clocking out the
terminal side receive serial and nibble data.
Receive Nibble/Serial Interface.
Nibble data is clocked out on positive transi-
tions of the nibble clock (RCN). Serial data is clocked out on negative transi-
tions of the receive clock (RCS).
RCG
RCS/RCN
RNIB3
RNIB2
RNIB1
RDS/RNIB0
Note: I = Input; O = Output; P = Power
Transmit Terminal Side Interfac
e
Pin #
2
50
56
58
59
60
62
Name
XFNO
I/O/P
O
I
I
Description
Transmit Framing Pulse for Nibble Interface.
An active low, one nibble clock
cycle wide (XCN) pulse that occurs during the second nibble time.
Transmit Framing Pulse for Serial Interface:
A framing pulse input that must
be synchronous with bit 1 in the transmit serial data DS3 frame.
Transmit Nibble/Serial Interface.
Nibble data is clocked in on positive transi-
tions of the nibble clock (XCN). Serial data is clocked into the DS3F on posi-
tive transitions of the transmit clock (XCK).
Transmit Clock.
A 44.736 Mbit/s clock input with a stability of
±20
ppm and a
duty cycle of 50
±10%.
XCK provides the time base for the transmitter in the
DS3F.
Transmit Clock for Nibble Interface.
Output clock signal derived from the
transmit clock (XCK).
XFSI
XDS/XNIB3
XNIB2
XNIB1
XNIB0
XCK
I
66
XCN
O
Note: I = Input; O = Output; P = Power
5-25