欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90220 参数 Datasheet PDF下载

MT90220图片预览
型号: MT90220
PDF下载: 下载PDF文件 查看货源
内容描述: 八IMA / UNI PHY设备 [Octal IMA/UNI PHY Device]
分类和应用:
文件页数/大小: 116 页 / 305 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90220的Datasheet PDF文件第90页浏览型号MT90220的Datasheet PDF文件第91页浏览型号MT90220的Datasheet PDF文件第92页浏览型号MT90220的Datasheet PDF文件第93页浏览型号MT90220的Datasheet PDF文件第95页浏览型号MT90220的Datasheet PDF文件第96页浏览型号MT90220的Datasheet PDF文件第97页浏览型号MT90220的Datasheet PDF文件第98页  
MT90220  
DC Electrical Characteristics* - Voltages are with respect to ground (Vss) unless otherwise stated  
Characteristics  
Sym Min Typ  
Max  
Units  
Test Conditions  
13 Output Low Current  
(Digital Outputs)  
I
4
mA  
Source V =0.4 V, all External SRAM  
and PLLREF 0 and 1 interface pins.  
OL  
OL  
14 Output Pin  
Capacitance  
C
10  
10  
pF  
O
15 High Impedance  
Leakage (Digital I/O)  
I
-10  
1
mA  
V = 0 to V  
O DD  
OZ  
* DC Electrical Characteristics are over recommended temperature and supply voltage  
Typical figures are at 25°C, V =3.3V, and for design aid only: not guaranteed and not subject to production testing  
DD  
AC Electrical Characteristics- PCM PORT ST-BUS Interface Mode - Voltages are with respect to  
ground (Vss) unless otherwise stated  
Characteristic  
Sym  
Min  
Typ  
Max Units  
Test Conditions  
1
2
3
4
5
6
7
8
9
C4i Clock Width High or Low  
C4i Clock Period  
t
110  
122  
244  
134  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
4W  
t
4CYC  
Frame Pulse Setup  
t
4
1
3
0
FPS  
Frame Pulse Hold Time  
t
FPH  
DSTi 0-7 Serial Input Setup  
DSTi 0-7 Serial Input Hold  
DSTo 0-7 Serial Output Delay  
DSTo 0-7 Delay Active to High-Z  
DSTo 0-7 Serial High-Z to Active  
t
SIS  
t
SIH  
t
25  
25  
25  
CL = 150pF  
SOD  
t
t
CL = 150pF  
DZ  
ZD  
0
10  
CL = 150pF  
† Characteristics are over recommended operating conditions unless otherwise stated  
Typical figures are at 25°C, V =3.3V, and for design aid only: not guaranteed and not subject to production testing  
DD  
ST-BUS  
Bit Cells  
at DSTi/o 0-7  
Channel 31  
Bit 0  
Channel 0  
Bit 7  
Channel 0  
Bit 6  
Channel 0  
Bit 5  
TXSYNC 0-7/  
RXSYNC 0-7  
TXCK 0-7/  
RXCK 0-7  
Figure 24 - ST-BUS Functional Timing Diagram  
86  
 复制成功!