欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90220 参数 Datasheet PDF下载

MT90220图片预览
型号: MT90220
PDF下载: 下载PDF文件 查看货源
内容描述: 八IMA / UNI PHY设备 [Octal IMA/UNI PHY Device]
分类和应用:
文件页数/大小: 116 页 / 305 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90220的Datasheet PDF文件第23页浏览型号MT90220的Datasheet PDF文件第24页浏览型号MT90220的Datasheet PDF文件第25页浏览型号MT90220的Datasheet PDF文件第26页浏览型号MT90220的Datasheet PDF文件第28页浏览型号MT90220的Datasheet PDF文件第29页浏览型号MT90220的Datasheet PDF文件第30页浏览型号MT90220的Datasheet PDF文件第31页  
MT90220  
the last processed cell can be accessed at the  
window’s base address and the new cell at the base  
address plus 0x40.  
Control registers. When this option is enabled, the  
RX Reference Link is always updated to reflect the  
content of the last valid RXICP cell that was  
received.  
The RX ICP Cell Level FIFO register is used to read  
the level of any of the 8 RX ICP Cell buffers. A ’0’ in  
this register signifies that no new cell has been  
received. A ’2’ indicates the possibility that one or  
more cells have been missed (overflow condition).  
3.3.8 Cell Buffer/RAM Controller  
The received cells are temporarily stored in external  
memory buffers until they can be correctly re-ordered  
for output. Memory size depends on the number of  
links and the maximum delay allowed between the  
links. The memory requirements for different  
configurations is listed in Table 4. The memory is  
The cell in the last entry of the circular buffer is the  
last cell that was meeting the selection criteria. If the  
Cell FIFO level is 2, it is constantly overwritten by  
any new valid incoming cell.  
Delay (msec)  
Memory Size  
(Kbytes)  
T1 links  
E1 links  
The cell that is at the window’s base address when  
the level is 0 is never overwritten as it is kept for  
reference.  
32Kb  
64Kb  
16  
34  
13  
27  
128Kb  
256Kb  
512Kb  
1024Kb  
69  
55  
The RX ICP Cell Buffer Increment Read Pointer  
register is used to advance the access window by 1  
cell at a time. Upon the command, the Buffer level is  
decreased by 1. When the level reaches 0, the  
window is not advanced anymore.  
140  
281  
560  
112  
225  
451  
Note: Assuming a Guardband of 4 cells  
During the start-up phase, the software can select to  
collect all valid ICP cells coming in a RX PCM port  
and determine if the parameters are acceptable to  
proceed and start-up an IMA group.  
Table 4 - Differential Delay for Various  
Memory Configuration  
organized in blocks of 64 bytes. Each block can hold  
one cell. The following equation can be used to  
determine the maximum delay value or the required  
RAM size for a determined delay:  
In normal IMA operating mode, the software will  
select to collect only valid ICP with changes. The  
Status and Control Change Indication (SCCI) is  
monitored for all valid ICP cells received. If the SCCI  
field indicates a change in the ICP cells, they are put  
aside for processing by software.  
[RAMsize] 1  
---------------------------- --  
MaxDelay =  
[1CellTime]  
64  
8
To simplify the RAM interface and pin loading, the  
MT90220 supports the following six, SRAM Control  
register selectable, external memory configurations:  
one 32 KByte SRAM device  
two 32 KByte SRAM devices  
one 128 KByte SRAM device  
two 128 KByte SRAM devices  
one 512 KBytes SRAM  
To accelerate the processing of ICP cells that contain  
changes, any byte of the last and next processed  
ICP cell can be accessed directly. To reduce the total  
processing time by the software, only those bytes  
that need to be read are accessed. The storage unit  
keeps the last read ICP cell and has room for up to  
three new ICP cells.  
two 512 KBytes SRAM devices.  
To enable the correct memory access, the Test  
Mode Enable register bit 7 has to be set to 1, the  
value 0x10 should be written to the RX Delay Link  
Number register, the bit 3 of the RX External SRAM  
Control register has to be set to 1 and the bit 6 of  
Test 2 register has to be set to 1.  
3.3.7 Rate Recovery  
The MT90220 computes the internal RX IMA Data  
Cell Rate (IDCR) for each IMA Group. The cell rate  
of the reference link is integrated over  
programmable period of time. Software must specify  
the reference link for the IMA Group in the RX  
Reference Link Control register and the period of  
integration in the RX IDCR Integration register.  
Refer to TX IMA Data Cell Rate in Section 2.4.5.  
a
3.3.9 Cell Sequence Recovery  
When an IMA Group is active, the IMA recombiner  
manages the pointers to the external RAM write and  
read location for the stored ATM cells. A cell is read  
out from the buffer located in the external RAM  
corresponding to the lowest link ID (LID) of the IMA  
Group and placed in the RX UTOPIA FIFO. After a  
As an option, the reference link can be extracted  
automatically from the received ICP cell. This option  
is selected by bit 4 of the RX Reference Link  
19  
 复制成功!