欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSP9427B 参数 Datasheet PDF下载

VSP9427B图片预览
型号: VSP9427B
PDF下载: 下载PDF文件 查看货源
内容描述: PRIMUS强大的扫描速率转换器包括多标准解码器颜色 [PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder]
分类和应用: 解码器转换器
文件页数/大小: 126 页 / 1601 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号VSP9427B的Datasheet PDF文件第94页浏览型号VSP9427B的Datasheet PDF文件第95页浏览型号VSP9427B的Datasheet PDF文件第96页浏览型号VSP9427B的Datasheet PDF文件第97页浏览型号VSP9427B的Datasheet PDF文件第99页浏览型号VSP9427B的Datasheet PDF文件第100页浏览型号VSP9427B的Datasheet PDF文件第101页浏览型号VSP9427B的Datasheet PDF文件第102页  
VSP 94x2A  
DATA SHEET  
2
Table 3–8: I C bus command description, continued  
Bit  
Name  
Description  
Subaddress B1  
D6-D4  
SLLTHDV  
[CP-CD]  
Slicing Level Threshold V  
‘000’: no offset  
‘001’: 4  
‘010’: 8  
‘011’:12  
‘101’: adaptive (limited to ±4)  
‘110’: adaptive (limited to ±8)  
‘111’: adaptive (limited to ±12)  
polarity is selected by SLLTHDVP (78h)  
D3-D2  
D1-D0  
AMSTD60  
[CP-CD]  
Automatic standard detection priority 60 Hz  
00: NTSC M  
01: NTSC44/PAL60  
10: (reserved)  
11: automatic  
AMSTD50  
[CP-CD]  
Automatic standard detection priority 50 Hz  
00: PAL B  
01: SECAM  
10: (reserved)  
11: automatic  
Subaddress B2  
D7-D6  
SDB  
[CP-CD]  
Secam Db adjustment  
00: 55  
01: 58  
10: 61  
11: 64  
D4  
MVPG  
[CP-CD]  
Vertical Pulse gating  
0: disabled  
1: enabled  
D3  
MVP  
[CP-CD]  
Vertical length measurement with vertical pulse detection  
0: disabled  
1: enabled  
D2-D0  
VDETITC  
[CP-CD]  
Vertical Detection Integration Time Constant  
000: 400 clock cycles  
001: 375 clock cycles  
010: 350 clock cycles  
011: 300 clock cycles  
100: 250 clock cycles  
101: 225 clock cycles  
110: 200 clock cycles  
111: automatic  
Subaddress B3  
D6-D0 VTHRL60  
Vertical Window Noise Suppression Opening  
Opening=4*VTHRL60M  
[CP-CD]  
0000000: opening in first line  
1111111: opening in line 508  
98  
Aug. 16, 2004; 6251-552-1DS  
Micronas  
 复制成功!