欢迎访问ic37.com |
会员登录 免费注册
发布采购

VDP3108B 参数 Datasheet PDF下载

VDP3108B图片预览
型号: VDP3108B
PDF下载: 下载PDF文件 查看货源
内容描述: 视频处理器家族 [Video Processor Family]
分类和应用:
文件页数/大小: 72 页 / 589 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号VDP3108B的Datasheet PDF文件第40页浏览型号VDP3108B的Datasheet PDF文件第41页浏览型号VDP3108B的Datasheet PDF文件第42页浏览型号VDP3108B的Datasheet PDF文件第43页浏览型号VDP3108B的Datasheet PDF文件第45页浏览型号VDP3108B的Datasheet PDF文件第46页浏览型号VDP3108B的Datasheet PDF文件第47页浏览型号VDP3108B的Datasheet PDF文件第48页  
VDP 31xxB  
PRELIMINARY DATA SHEET  
Table 35: Control Registers of the Fast Processor for control of back-end functions  
default values are initialized at reset  
FP Sub-  
address  
Function  
Default  
Name  
FP Display Control Register  
1)  
h130  
h131  
h132  
h139  
White Drive Red (0...1023)  
White Drive Green (0...1023)  
White Drive Blue (0...1023)  
700 WDR  
700 WDG  
700 WDB  
256 IBR  
1)  
1)  
Internal Brightness, Picture (0...511), the center value is 256, the range  
allows for both increase and reduction of brightness.  
h13c  
h13a  
Internal Brightness, Measurement (0...511), the center value is 256, the  
brightness for measurement can be set to measure at higher cutoff cur-  
rent. The measurement brightness is independent of the drive values.  
256 IBRM  
Analog Brightness for external RGB (0...511), the center value is 256, the  
range allows for both increase and reduction of brightness.  
256 ABR  
350 ACT  
h13b  
Analog Contrast for external RGB (0...511)  
1)  
The white drive values will become active only after writing the blue value WDB, latching of new values is indicated  
by setting the MSB of WDB.  
FP Display Control Register, BCL  
h144  
h142  
h143  
h145  
h105  
BCL threshold current, 0...2047 (max ADC output ~1152)  
BCL time constant 0...15 13 ... 1700 msec  
BCL loop gain. 0..15  
1000 BCLTHR  
15 BCLTM  
0
BCLG  
BCL minimum contrast 0...1023  
307 BCLMIN  
Test register for BCL/EHT comp. function, register value:  
0
BCLTST  
0
1
normal operation  
stop ADC offset compensation  
x>1 use x in place of input from Measurement ADC  
FP Display Control Register, Deflection  
h103  
h102  
interlace offset, 2048..2047  
This value is added to the SAWTOOTH output during one field.  
0
7
INTLC  
DSCC  
discharge sample count for deflection retrace,  
SAWTOOTHDACoutputimpedanceisreducedforDSCClinesafterver-  
tical retrace.  
h11f  
vertical discharge value,  
1365 DSCV  
SAWTOOTH output value during discharge operation, typically same as  
A0 init value for sawtooth.  
h10b  
h10a  
EHT (electronic high tension) compensation coefficient, 0...511  
0
EHT  
EHT time constant. 0..15 ––> 3.2..410 msec  
15 EHTTM  
44  
Micronas  
 复制成功!