欢迎访问ic37.com |
会员登录 免费注册
发布采购

SDA9380-B21 参数 Datasheet PDF下载

SDA9380-B21图片预览
型号: SDA9380-B21
PDF下载: 下载PDF文件 查看货源
内容描述: EDDC增强偏转器和RGB处理器 [EDDC Enhanced Deflection Controller and RGB Processor]
分类和应用: 商用集成电路
文件页数/大小: 72 页 / 404 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号SDA9380-B21的Datasheet PDF文件第1页浏览型号SDA9380-B21的Datasheet PDF文件第2页浏览型号SDA9380-B21的Datasheet PDF文件第3页浏览型号SDA9380-B21的Datasheet PDF文件第5页浏览型号SDA9380-B21的Datasheet PDF文件第6页浏览型号SDA9380-B21的Datasheet PDF文件第7页浏览型号SDA9380-B21的Datasheet PDF文件第8页浏览型号SDA9380-B21的Datasheet PDF文件第9页  
SDA 9380 - B21  
Preliminary Data Sheet  
DS1  
Date  
Page  
Changes compared to previous issue  
30.06.99  
09.07.99  
09.07.99  
19.07.99  
16.08.99  
29.09.99  
29.09.99  
29.09.99  
26.10.99  
15.11.99  
30  
38, 39  
21  
Equations of Horizontal and AFC EHT compensation changed  
Minimum ambient temperature at operating changed from -20 to 0 °C  
Bit position 6 of PLL control byte 0 must be set to 0  
diagrams of BSO modes added  
55  
20  
PWM control: amplitude of V-parabola reduced  
Document state 04 corresponds to silicon version B11  
YUV input levels for HDTV added  
4
41  
23, 41  
46  
Low level Y0 input added  
High level input voltage of I²C bus changed to 0.75*VDD(D)  
42  
Second value of V  
in case of differential input deleted  
clampY  
18.11.99 7, 38, 49, HD output changed to open drain  
52, 53  
19.11.99  
19.11.99  
50  
39  
Tolerances for black levels added (offset regulation)  
Tolerances for supply voltages decreased  
22.11.99 16, 26, 27 IIC bit YLL moved to reg. 22h, SW and RDCI moved to reg. 29h  
22.11.99 23 IIC bits IN1NOM and IN2NOM added  
06.12.99 1, 13, 15, Control item Extreme corner pin correction at subaddress 0Eh added,  
16, 55, 56 item D/A moved to subaddress 30h  
06.12.99  
13.12.99  
17.12.99  
21.01.00  
26.01.00  
11.02.00  
11.02.00  
11.02.00  
10.03.00  
29.03.00  
29.05.00  
29.05.00  
29.05.00  
29.05.00  
29.05.00  
47  
26  
26  
Input leakage current of all inputs specified  
ABL: Time constants changed  
ABL: Up time constants changed  
4, 5, 52 Pin X1 and X2 exchanged  
47  
7
SCP output High level and blanking level changed  
Last paragraph regarding soft start adapted  
22  
39  
49  
20  
Warning 4 of previous edition deleted, warning 5 changed (now no. 4)  
Any rise time of the supply voltages is allowed  
Minimum value of maximum RGB output voltage changed  
PWM control byte: specification of V-parabola amplitude changed  
Document state 05 corresponds to silicon version B12  
block delay moved between the blocks brightness and blue stretch  
Min./Max. values of matrices removed  
5
3
43  
44  
47  
Min./Max. values of black level stretch changed  
Output LOW and output HIGH value of D/A changed  
29.05.00 1, 7, 13, 21 Specified H-frequency range of 15 to 19kHz added  
05.07.00  
05.07.00  
25.08.00  
18.08.00  
25.08.00  
52  
34  
Circuit at DCI input changed  
Explanation of average beam current limit added  
Document state 06 corresponds to silicon version B21  
Positive-going of BSOIN upper threshold increased by 50mV  
Brightness control range changed, nom. brightness removed  
6
39  
44  
Micronas  
iii  
2001-01-29  
 复制成功!