欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP4458 参数 Datasheet PDF下载

MSP4458图片预览
型号: MSP4458
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准音频处理器 [Multistandard Sound Processor]
分类和应用:
文件页数/大小: 85 页 / 653 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号MSP4458的Datasheet PDF文件第13页浏览型号MSP4458的Datasheet PDF文件第14页浏览型号MSP4458的Datasheet PDF文件第15页浏览型号MSP4458的Datasheet PDF文件第16页浏览型号MSP4458的Datasheet PDF文件第18页浏览型号MSP4458的Datasheet PDF文件第19页浏览型号MSP4458的Datasheet PDF文件第20页浏览型号MSP4458的Datasheet PDF文件第21页  
PRELIMINARY DATA SHEET  
MSP 44x8G  
3.1.4. Proposals for General MSP 44x8G  
I2C Telegrams  
3.2. Start-Up Sequence:  
Power-Up and I2C Controlling  
3.1.4.1. Symbols  
After POWER ON or RESET (see Fig. 4–20 on  
page 56), the IC is in an inactive state. All registers are  
in the reset position (seeTable 3–5 and Table 3–6), the  
analog outputs are muted. The controller has to initial-  
ize all registers for which a non-default setting is nec-  
essary.  
daw  
dar  
<
write device address (80hex, 84hex or 88hex)  
read device address (81hex, 85hex or 89hex  
Start Condition  
)
>
Stop Condition  
aa  
dd  
Address Byte  
Data Byte  
3.3. MSP 44x8G Programming Interface  
3.3.1. User Registers Overview  
3.1.4.2. Write Telegrams  
<daw 00 d0 00>  
write to CONTROL register  
write data into demodulator  
write data into DSP  
The MSP 44x8G is controlled by means of user regis-  
ters. The complete list of all user registers is given in  
the following tables. The registers are partitioned into  
the demodulator section (subaddress 10hex for writing,  
11hex for reading) and the baseband processing sec-  
tions (subaddress 12hex for writing, 13hex for reading).  
<daw 10 aa aa dd dd>  
<daw 12 aa aa dd dd>  
3.1.4.3. Read Telegrams  
<daw 11 aa aa <dar dd dd> read data from demodulator  
<daw 13 aa aa <dar dd dd> read data from DSP  
Write and read registers are 16-bit wide, whereby the  
MSB is denoted bit[15]. Transmissions via I2C bus have  
to take place in 16-bit words (two byte transfers, with the  
most significant byte transferred first). All write registers,  
except the demodulator write registers, are readable.  
3.1.4.4. Examples  
<80 00 80 00>  
RESET MSP statically  
Clear RESET  
Unused parts of the 16-bit write registers must be zero.  
Addresses not given in this table must not be written.  
<80 00 00 00>  
<80 10 00 20 00 03>  
Set demodulator to stand. 03hex  
<80 11 02 00 <81 dd dd> Read STATUS  
An overview of all MSP 44x8G write registers is shown  
in Table 3–5; all read registers are given in Table 3–6.  
<80 12 00 08 01 20>  
Set main channel  
source to NICAM and  
Matrix to STEREO  
Additional read and write registers, together with a  
detailed description of the manual mode, can be found  
in the “Appendix B: Manual Mode” on page 73.  
More examples of typical application protocols are  
listed in Section 3.4. “Programming Tips” on page 34.  
Micronas  
17  
 复制成功!