欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q512A83GSF40G 参数 Datasheet PDF下载

N25Q512A83GSF40G图片预览
型号: N25Q512A83GSF40G
PDF下载: 下载PDF文件 查看货源
内容描述: 美光的串行NOR闪存3V ,多个I / O, 4KB扇区擦除N25Q512A [Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB Sector Erase N25Q512A]
分类和应用: 闪存
文件页数/大小: 91 页 / 1214 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q512A83GSF40G的Datasheet PDF文件第60页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第61页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第62页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第63页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第65页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第66页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第67页浏览型号N25Q512A83GSF40G的Datasheet PDF文件第68页  
512Mb, Multiple I/O Serial Flash Memory  
ERASE Operations  
Figure 33: BULK ERASE Command  
Extended  
0
7
C
LSB  
DQ0  
Command  
0
MSB  
MSB  
Dual  
3
C
LSB  
DQ0[1:0]  
Command  
0
Quad  
1
C
LSB  
DQ0[3:0]  
Command  
MSB  
PROGRAM/ERASE SUSPEND Command  
To initiate the PROGRAM/ERASE SUSPEND command, S# is driven LOW. The com-  
mand code is input on DQ0. The operation is terminated by the PROGRAM/ERASE RE-  
SUME command.  
PROGRAM/ERASE SUSPEND command enables the memory controller to interrupt  
and suspend an array PROGRAM or ERASE operation within the program/erase latency.  
If a SUSPEND command is issued during a PROGRAM operation, then the flag status  
register bit 2 is set to 1. After erase/program latency time, the flag status register bit 7 is  
also set to 1, but the device is considered in suspended state once bit 7 of the flag status  
register outputs 1 with at least one byte output. In the suspended state, the device is  
waiting for any operation. (See the Operations Allowed/Disallowed During Device  
States table.)  
If a SUSPEND command is issued during an ERASE operation, then the flag status regis-  
ter bit 6 is set to 1. After erase/program latency time, the flag status register bit 7 is also  
set to 1, but the device is considered in suspended state once bit 7 of the flag status reg-  
ister outputs 1 with at least one byte output. In the suspended state, the device is wait-  
ing for any operation. (See the Operations Allowed/Disallowed During Device States ta-  
ble.)  
If the time remaining to complete the operation is less than the suspend latency, the de-  
vice completes the operation and clears the flag status register bits 2 or 6, as applicable.  
Because the suspend state is volatile, if there is a power cycle, the suspend state infor-  
mation is lost and the flag status register powers up as 80h.  
During an ERASE SUSPEND operation, a PROGRAM or READ operation is possible in  
any sector except the one in a suspended state. Reading from a sector that is in a sus-  
pended state will output indeterminate data. The device ignores a PROGRAM com-  
PDF: 09005aef84752721  
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
64  
© 2011 Micron Technology, Inc. All rights reserved.