512Mb, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Figure 23: QUAD OUTPUT FAST READ Command – DTR
0
7
8
Cx
C
LSB
A[MIN]
LSB
DOUT DOUT DOUT DOUT
DQ0
Command
High-Z
‘1’
MSB
A[MAX]
DOUT DOUT DOUT DOUT
DQ[2:1]
DQ3
DOUT DOUT DOUT DOUT
MSB
Dummy cycles
1. Cx = 7 + (A[MAX] + 1)/2.
Notes:
2. Shown here is the QUAD OUTPUT FAST READ timing for the extended SPI protocol. The
quad timing shown for the FAST READ command is the equivalent of the QUAD OUT-
PUT FAST READ timing for the quad SPI protocol.
Figure 24: QUAD INPUT/OUTPUT FAST READ Command – DTR
0
7
8
C
x
C
LSB
A[MIN]
LSB
D
D
D
D
D
D
D
D
D
D
DQ0
Command
High-Z
‘1’
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
MSB
D
D
DQ[2:1]
DQ3
OUT
OUT
A[MAX]
MSB
Dummy cycles
1. Cx = 7 + (A[MAX] + 1)/8.
Notes:
2. Shown here is the QUAD INPUT/OUTPUT FAST READ timing for the extended SPI proto-
col. The quad timing shown for the FAST READ command is the equivalent of the QUAD
INPUT/OUTPUT FAST READ timing for the quad SPI protocol.
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
52
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
