512Mb, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Figure 21: DUAL OUTPUT FAST READ Command – DTR
0
7
8
Cx
C
LSB
A[MIN]
LSB
DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
DQ0
Command
High-Z
MSB
A[MAX]
DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
DQ1
MSB
Dummy cycles
1. Cx = 7 + (A[MAX] + 1)/2.
Notes:
2. Shown here is the DUAL OUTPUT FAST READ timing for the extended SPI protocol. The
dual timing shown for the FAST READ command is the equivalent of the DUAL OUTPUT
FAST READ timing for the dual SPI protocol.
Figure 22: DUAL INPUT/OUTPUT FAST READ Command – DTR
0
7
8
Cx
C
LSB
A[MIN]
LSB
DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
DQ0
Command
High-Z
MSB
DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
DQ1
A[MAX]
MSB
Dummy cycles
1. Cx = 7 + (A[MAX] + 1)/4.
Notes:
2. Shown here is the DUAL INPUT/OUTPUT FAST READ timing for the extended SPI proto-
col. The dual timing shown for the FAST READ command is the equivalent of the DUAL
INPUT/OUTPUT FAST READ timing for the dual SPI protocol.
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
51
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
