128Mb: x4, x8, x16
SDRAM
1
WRITE – DQM OPERATION
T0
T1
T2
T3
T4
T5
T6
T7
t
t
CL
CK
CLK
CKE
t
CH
t
t
CKS
CKH
t
t
CMS
CMH
COMMAND
ACTIVE
NOP
WRITE
t
NOP
NOP
NOP
NOP
NOP
t
CMS CMH
DQM /
DQML, DQMH
t
t
t
t
AH
AS
2
A0-A9, A11
ROW
t
COLUMN m
AS
AH
ENABLE AUTO PRECHARGE
ROW
t
A10
DISABLE AUTO PRECHARGE
BANK
AS
AH
BA0, BA1
BANK
t
t
t
t
t
t
DS
DH
DS
DH
DS
DH
D
IN
m
D
IN m + 2
DIN m + 3
DQ
t
RCD
DON’T CARE
TIMING PARAMETERS
-7E
-75
MAX
-8E
-7E
MAX
-75
-8E
SYMBOL* MIN
MAX
MIN
MIN
1
MAX UNITS
SYMBOL* MIN
MIN
1.5
0.8
1.5
0.8
1.5
20
MAX
MIN
2
MAX UNITS
t
t
AH
0.8
1.5
2.5
2.5
7
0.8
1.5
2.5
2.5
7.5
10
ns
ns
ns
ns
ns
ns
ns
CKS
CMH
CMS
DH
1.5
0.8
1.5
0.8
1.5
15
ns
ns
ns
ns
ns
ns
t
t
t
t
t
t
t
t
t
t
t
AS
2
1
CH
3
2
CL
3
1
CK (3)
CK (2)
CKH
8
DS
2
7.5
0.8
10
1
RCD
20
0.8
*CAS latency indicated in parentheses.
NOTE: 1. For this example, the burst length = 4.
2. x16: A9 and A11 = “Don’t Care”
x8: A11 = “Don’t Care”
128Mb: x4, x8, x16 SDRAM
128MSDRAM_E.p65 – Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
55
MICRON [ MICRON TECHNOLOGY ]
