128Mb: x4, x8, x16
SDRAM
1
READ – DQM OPERATION
T0
T1
T2
T3
T4
T5
T6
T7
T8
t
t
CL
CK
CLK
t
CH
t
t
CKS
CKH
CKE
t
t
CMS
CMH
COMMAND
ACTIVE
NOP
READ
t
NOP
NOP
NOP
NOP
NOP
NOP
t
CMS CMH
DQM /
DQML, DQMH
t
AS
t
AH
2
A0-A9, A11
A10
ROW
COLUMN m
t
t
AH
AS
ENABLE AUTO PRECHARGE
ROW
DISABLE AUTO PRECHARGE
BANK
t
AS
t
AH
BA0, BA1
BANK
t
AC
t
t
t
t
t
OH
AC
OH
AC
OH
D
OUT
m
DOUT m + 2
DOUT m + 3
DQ
t
LZ
t
t
t
HZ
LZ
HZ
t
RCD
CAS Latency
DON’T CARE
UNDEFINED
TIMING PARAMETERS
-7E
-75
-8E
MAX UNITS
-7E
-75
MAX
-8E
SYMBOL* MIN
MAX
5.4
MIN
MAX
5.4
6
MIN
SYMBOL* MIN
MAX
MIN
1.5
MIN
MAX UNITS
t
t
AC (3)
6
6
ns
ns
ns
ns
ns
ns
ns
ns
ns
CKS
1.5
0.8
1.5
2
1
2
ns
ns
ns
t
t
t
t
t
t
t
t
AC (2)
5.4
CMH
CMS
HZ(3)
HZ(2)
LZ
0.8
t
AH
0.8
1.5
2.5
2.5
7
0.8
1.5
2.5
2.5
7.5
10
1
2
1.5
t
t
t
t
t
t
AS
5.4
5.4
5.4
6
6
6
ns
ns
ns
ns
ns
CH
3
CL
3
1
3
1
3
1
3
CK (3)
CK (2)
CKH
8
OH
7.5
0.8
10
1
RCD
15
20
20
0.8
*CAS latency indicated in parentheses.
NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2.
2. x16: A9 and A11 = “Don’t Care”
x8: A11 = “Don’t Care”
128Mb: x4, x8, x16 SDRAM
128MSDRAM_E.p65 – Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
48