欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT47H256M4HW-25IT 参数 Datasheet PDF下载

MT47H256M4HW-25IT图片预览
型号: MT47H256M4HW-25IT
PDF下载: 下载PDF文件 查看货源
内容描述: DDR2 SDRAM [DDR2 SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 131 页 / 9265 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第19页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第20页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第21页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第22页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第24页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第25页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第26页浏览型号MT47H256M4HW-25IT的Datasheet PDF文件第27页  
1Gb: x4, x8, x16 DDR2 SDRAM  
Electrical Specifications – Absolute Ratings  
Electrical Specifications – Absolute Ratings  
Stresses greater than those listed may cause permanent damage to the device. This is a  
stress rating only, and functional operation of the device at these or any other condi-  
tions outside those indicated in the operational sections of this specification is not  
implied. Exposure to absolute maximum rating conditions for extended periods may  
affect reliability.  
Table 5: Absolute Maximum DC Ratings  
Parameter  
Symbol  
VDD  
Min  
–1.0  
–0.5  
–0.5  
–0.5  
–5  
Max  
2.3  
2.3  
2.3  
2.3  
5
Units  
Notes  
VDD supply voltage relative to VSS  
VDDQ supply voltage relative to VSSQ  
VDDL supply voltage relative to VSSL  
Voltage on any ball relative to VSS  
V
V
1
1, 2  
1
VDDQ  
VDDL  
V
VIN, VOUT  
II  
V
3
µA  
Input leakage current; any input 0V VIN VDD; all other  
balls not under test = 0V  
IOZ  
–5  
5
µA  
Output leakage current; 0V VOUT VDDQ; DQ and ODT dis-  
abled  
VREF leakage current; VREF = Valid VREF level  
IVREF  
–2  
2
µA  
1. VDD, VDDQ, and VDDL must be within 300mV of each other at all times; this is not re-  
quired when power is ramping down.  
Notes:  
2.  
VREF 0.6 × VDDQ; however, VREF may be VDDQ provided that VREF 300mV.  
3. Voltage on any I/O may not exceed voltage on VDDQ  
.
Temperature and Thermal Impedance  
It is imperative that the DDR2 SDRAM device’s temperature specifications, shown in  
Table 6 (page 24), be maintained in order to ensure the junction temperature is in the  
proper operating range to meet data sheet specifications. An important step in maintain-  
ing the proper junction temperature is using the device’s thermal impedances correct-  
ly. The thermal impedances are listed in Table 7 (page 25) for the applicable and  
available die revision and packages.  
Incorrectly using thermal impedances can produce significant errors. Read Micron tech-  
nical note TN-00-08, “Thermal Applications” prior to using the thermal impedances  
listed in Table 7. For designs that are expected to last several years and require the flexi-  
bility to use several DRAM die shrinks, consider using final target theta values (rather  
than existing values) to account for increased thermal impedances from the die size re-  
duction.  
The DDR2 SDRAM device’s safe junction temperature range can be maintained when  
the TC specification is not exceeded. In applications where the device’s ambient temper-  
ature is too high, use of forced air and/or heat sinks may be required in order to satisfy  
the case temperature specifications.  
PDF: 09005aef821ae8bf  
1GbDDR2.pdf – Rev. T 02/10 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
23  
© 2004 Micron Technology, Inc. All rights reserved.  
 复制成功!