欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT250QL01GCBA1ESE0SATES 参数 Datasheet PDF下载

MT250QL01GCBA1ESE0SATES图片预览
型号: MT250QL01GCBA1ESE0SATES
PDF下载: 下载PDF文件 查看货源
内容描述: [3V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase]
分类和应用:
文件页数/大小: 97 页 / 1038 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第77页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第78页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第79页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第80页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第82页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第83页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第84页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第85页  
256Mb, 3V Multiple I/O Serial Flash Memory  
Power-Up and Power-Down  
Power-Up and Power-Down  
Power-Up and Power-Down Requirements  
At power-up and power-down, the device must not be selected; that is, S# must follow  
the voltage applied on VCC until VCC reaches the correct values: VCC,min at power-up and  
VSS at power-down.  
To provide device protection and prevent data corruption and inadvertent WRITE oper-  
ations during power-up, a power-on reset circuit is included. The logic inside the device  
is held to RESET while VCC is less than the power-on reset threshold voltage shown here;  
all operations are disabled, and the device does not respond to any instruction. During  
a standard power-up phase, the device ignores all commands except READ STATUS  
REGISTER and READ FLAG STATUS REGISTER. These operations can be used to check  
the memory internal state. After power-up, the device is in standby power mode; the  
write enable latch bit is reset; the write in progress bit is reset; and the dynamic protec-  
tion register is configured as: (write lock bit, lock down bit) = (0,0).  
Normal precautions must be taken for supply line decoupling to stabilize the VCC sup-  
ply. Each device in a system should have the VCC line decoupled by a suitable capacitor  
(typically 100nF) close to the package pins. At power-down, when VCC drops from the  
operating voltage to below the power-on-reset threshold voltage shown here, all opera-  
tions are disabled and the device does not respond to any command.  
When the operation is in progress, the program or erase controller bit of the status reg-  
ister is set to 0. To obtain the operation status, the flag status register must be polled.  
When the operation completes, the program or erase controller bit is cleared to 1. The  
cycle is complete after the flag status register outputs the program or erase controller bit  
to 1.  
Note: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress,  
data corruption may result.  
Note: In extended-SPI protocol, 1Gb and 2Gb device must wait 100µs after VCC reaches  
VCC,min before polling the status register or flag status register.  
CCMTD-1725822587-3368  
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
81  
© 2014 Micron Technology, Inc. All rights reserved.  
 
 
 复制成功!