欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT250QL01GCBA1ESE0SATES 参数 Datasheet PDF下载

MT250QL01GCBA1ESE0SATES图片预览
型号: MT250QL01GCBA1ESE0SATES
PDF下载: 下载PDF文件 查看货源
内容描述: [3V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase]
分类和应用:
文件页数/大小: 97 页 / 1038 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第59页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第60页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第61页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第62页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第64页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第65页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第66页浏览型号MT250QL01GCBA1ESE0SATES的Datasheet PDF文件第67页  
256Mb, 3V Multiple I/O Serial Flash Memory  
4-BYTE PROGRAM Operations  
4-BYTE PROGRAM Operations  
Table 29: 4-BYTE PROGRAM Operations  
Operation Name  
Description/Conditions  
4-BYTE PAGE PROGRAM (12h)  
4-BYTE QUAD INPUT FAST PROGRAM (34h)  
PROGRAM operations can be extended to a 4-byte address range, with  
[A31:0] input during address cycle.  
Selection of the 3-byte or 4-byte address range can be enabled in two  
ways: through the nonvolatile configuration register or through the EN-  
ABLE 4-BYTE ADDRESS MODE/EXIT 4-BYTE ADDRESS MODE commands.  
4-BYTE commands and DTR 4-BYTE commands function in 4-BYTE and  
DTR 4-BYTE protocol regardless of settings in the nonvolatile configura-  
tion register or enhanced volatile configuration register; other com-  
mands function in 4-BYTE and DTR protocols only after the specific pro-  
tocol is enabled by the register settings.  
4-BYTE EXTENDED QUAD INPUT FAST PRO-  
GRAM (3Eh)  
PROGRAM Operations Timings  
Figure 35: PAGE PROGRAM Command  
Extended  
0
7
8
C
x
C
LSB  
A[MIN]  
LSB  
D
D
D
D
D
D
D
D
D
IN  
DQ0  
Command  
IN  
IN  
IN  
IN  
IN  
IN  
IN  
IN  
MSB  
A[MAX]  
MSB  
Dual  
0
3
4
C
x
C
LSB  
A[MIN]  
LSB  
D
D
D
D
D
IN  
DQ[1:0]  
Command  
IN  
IN  
IN  
IN  
MSB  
A[MAX]  
MSB  
Quad  
0
1
2
C
x
C
LSB  
A[MIN]  
LSB  
D
D
D
IN  
DQ[3:0]  
Command  
IN  
IN  
MSB  
A[MAX]  
MSB  
1. For extended-SPI protocol, Cx = 7 + (A[MAX] + 1); For dual-SPI protocol,  
Cx = 3 + (A[MAX] + 1)/2; For quad-SPI protocol, Cx = 1 + (A[MAX] + 1)/4.  
2. S# not shown. The operation is self-timed, and its duration is tPP.  
Notes:  
CCMTD-1725822587-3368  
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
© 2014 Micron Technology, Inc. All rights reserved.  
63  
 
 
 
 
 复制成功!