512Mb, 1Gb, 2Gb: P30-65nm
Common Flash Interface
Table 25: One Time Programmable (OTP) Space Information (Continued)
Hex Offset
P = 10Ah
Hex
Code
ASCII Value
(DQ[7:0])
Length
Description
Address
11D:
(P+13)h
(P+14)h
(P+15)h
(P+16)h
10
Protection field 2: protection description
Bits 0 - 31 point to the protection register physi-
cal lock word address in the JEDEC plane.
The bytes that follow are factory or user-progam-
mable.
- -89
- -00
- -00
- -00
89h
00h
00h
00h
11E:
11F:
120:
(P+17)h
(P+18)h
(P+19)h
Bits 32 - 39 = n where n equals factory program-
med groups (low byte).
Bits 40 - 47 = n where n equals factory program-
med groups (high byte).
121:
122:
123:
- -00
- -00
- -00
0
0
0
Bits 48 - 55 = n where 2n equals factory program-
med bytes/groups.
(P+1A)h
(P+1B)h
(P+1C)h
Bits 56 - 63 = n where n equals user programmed
groups (low byte).
Bits 64 - 71 = n where n equals user programmed
groups (high byte).
Bits 72 - 79 = n where 2n equals user programma-
ble bytes/groups.
124:
125:
126:
- -10
- -00
- -04
16
0
16
Table 26: Burst Read Information
Hex Offset
Hex
Code
ASCII Value
(DQ[7:0])
P = 10Ah
Length
Description
Address
1
Page Mode Read capability:
127:
- -05
32 byte
Bits 7 - 0 = n where 2n hex value represents the
number of read-page bytes. See offset 28h for
device word width to determine page-mode data
output width. 00h indicates no read page buffer.
(P+1D)h
1
Number of synchronous mode read configuration
128:
- -04
(P+1E)h
fields that follow. 00h indicates no burst capabili-
ty.
4
PDF: 09005aef845667b3
p30_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. B 12/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
55
© 2013 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
