512Mb, 1Gb, 2Gb: P30-65nm
Common Flash Interface
Table 21: Device Geometry
Hex
Hex
Code
ASCII Value
(DQ[7:0])
Offset Length
Description
n such that device size in bytes = 2n.
Address
27:
27h
28h
1
2
See Note 1
x16
Flash device interface code assignment: n such that n + 1
specifies the bit field that represents the flash device width
capabilities as described here:
bit 0: x8
28:
- -01
- -00
29:
bit 1: x16
bit 2: x32
bit 3: x64
bits 4 - 7: –
bits 8 - 15: –
2Ah
2Ch
2
1
n such that maximum number of bytes in write buffer = 2n.
2Ah
2Bh
2Ch
- -0A
- -00
1024
Number of erase block regions (x) within the device:
1) x = 0 means no erase blocking; the device erases in bulk.
2) x specifies the number of device regions with one or more
contiguous, same-size erase blocks.
See Note 1
3) Symmetrically blocked partitions have one blocking region.
2Dh
31h
35h
4
4
4
Erase block region 1 information:
bits 0 - 15 = y, y + 1 = number of identical-size erase blocks.
bits 16 - 31 = z, region erase block(s) size are z x 256 bytes.
2D:
2E:
2F:
30:
See Note 1
See Note 1
See Note 1
Erase block region 2 information:
bits 0 - 15 = y, y + 1 = number of identical-size erase blocks.
bits 16 - 31 = z, region erase block(s) size are z x 256 bytes.
31:
32:
33:
34:
Reserved for future erase block region information.
35:
36:
37:
38:
1. See Block Region Map Information table.
Note:
Table 22: Block Region Map Information
512Mb
1Gb
Bottom
2Gb
Symmetrical
--1B
Address
27:
Top
--1A
--01
--00
--0A
--00
--02
--FE
Bottom
--1A
--01
Symmetrical
--1A
Top
--1B
--01
--00
--0A
--00
--02
--FE
Symmetrical
--1B
--01
--00
--0A
--00
--02
--03
--1B
--01
--00
--0A
--00
--01
--FF
28:
--01
--01
29:
--00
--00
--00
2A:
--0A
--00
--0A
--0A
2B:
--00
--00
2C:
--02
--01
--01
2D:
--03
--FF
--FF
PDF: 09005aef845667b3
p30_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. B 12/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
51
© 2013 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
