256Mb and 512Mb (256Mb/256Mb), P30-65nm
Common Flash Interface
Table 35: CFI Link Information
Offset
ASCII Value
P = 10Ah
Length
Description
Address
(DQ[7:0])
CFI Link field bit definitions:
(P+48)h
4
Bits 0 - 9 = Address offset (within 32Mbit segment of refer-
enced CFI table)
152:
See Note 1
(P+49)h
(P+4A)h
(P+4B)h
(P+4C)h
Bits 10 - 27 = nth 32Mbit segment of referenced CFI table
Bits 28 - 30 = Memory Type
153:
154:
155:
156:
Bit 31 = Another CFI link field immediately follows
1
CFI Link field quantity subfield definitions:
Bits 0 - 3 = Quantity field (n such that n+1 equals quantity)
Bit 4 = Table and die relative location
Bit 5 = Link field and table relative location
Bits 6 - 7 = Reserved
1. See Additional CFI Link Field table.
Note:
Table 36: Additional CFI Link Field
Discrete
512Mb
Address
Bottom
–
Top
–
Bottom
Top
die 1 (B)
--10
die 2 (T)
--FF
die 1 (T)
--10
die 2 (B)
--FF
152:
153:
154:
155:
156:
--FF
--FF
--FF
--FF
--FF
--FF
--FF
--FF
--FF
--FF
--20
--FF
--20
--FF
--00
--FF
--00
--FF
--00
--FF
--00
--FF
--10
--FF
--10
--FF
PDF: 09005aef84566799
p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
67
© 2013 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
