欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/ML 参数 Datasheet PDF下载

PIC18F4520-I/ML图片预览
型号: PIC18F4520-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/ML的Datasheet PDF文件第301页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第302页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第303页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第304页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第306页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第307页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第308页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第309页  
PIC18F2420/2520/4420/4520  
SUBLW  
Subtract W from Literal  
SUBWF  
Subtract W from f  
Syntax:  
SUBLW  
k
Syntax:  
SUBWF f {,d {,a}}  
Operands:  
Operation:  
Status Affected:  
Encoding:  
Description  
0 k 255  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
k – (W) W  
N, OV, C, DC, Z  
Operation:  
(f) – (W) dest  
0000  
1000  
kkkk  
kkkk  
Status Affected:  
Encoding:  
N, OV, C, DC, Z  
W is subtracted from the 8-bit  
literal ‘k’. The result is placed in W.  
0101  
11da  
ffff  
ffff  
Description:  
Subtract W from register ‘f’ (2’s  
complement method). If ‘d’ is ‘0’, the  
result is stored in W. If ‘d’ is ‘1’, the  
result is stored back in register ‘f’  
(default).  
Words:  
1
1
Cycles:  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
If ‘a’ is ‘0’, the Access Bank is  
selected. If ‘a’ is ‘1’, the BSR is used  
to select the GPR bank (default).  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction  
operates in Indexed Literal Offset  
Addressing mode whenever  
f 95 (5Fh). See Section 24.2.3  
“Byte-Oriented and Bit-Oriented  
Instructions in Indexed Literal Offset  
Mode” for details.  
Decode  
Read  
literal ‘k’  
Process  
Data  
Write to W  
Example 1:  
SUBLW 02h  
Before Instruction  
W
C
=
=
01h  
?
After Instruction  
W
C
Z
=
01h  
=
=
=
1
0
0
; result is positive  
N
Words:  
Cycles:  
1
1
Example 2:  
SUBLW 02h  
Before Instruction  
Q Cycle Activity:  
Q1  
W
C
=
=
02h  
?
Q2  
Q3  
Q4  
After Instruction  
Decode  
Read  
register ‘f’  
Process  
Data  
Write to  
destination  
W
C
Z
=
00h  
=
=
=
1
1
0
; result is zero  
N
Example 1:  
SUBWF  
REG, 1, 0  
Before Instruction  
Example 3:  
Before Instruction  
SUBLW 02h  
REG  
W
C
=
3
2
?
=
=
W
C
=
=
03h  
?
After Instruction  
After Instruction  
REG  
W
C
=
1
2
1
0
0
W
C
Z
=
FFh ; (2’s complement)  
=
=
=
=
=
=
=
0
0
1
; result is negative  
; result is positive  
Z
N
N
Example 2:  
SUBWF  
REG, 0, 0  
Before Instruction  
REG  
W
=
=
=
2
2
?
C
After Instruction  
REG  
W
C
=
2
0
1
1
0
=
=
=
=
; result is zero  
Z
N
Example 3:  
Before Instruction  
SUBWF  
REG, 1, 0  
REG  
W
=
=
=
1
2
?
C
After Instruction  
REG  
W
C
=
FFh ;(2’s complement)  
2
0
0
1
=
=
=
=
; result is negative  
Z
N
© 2008 Microchip Technology Inc.  
DS39631E-page 303  
 复制成功!