欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/PT 参数 Datasheet PDF下载

PIC18F4520-I/PT图片预览
型号: PIC18F4520-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/PT的Datasheet PDF文件第154页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第155页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第156页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第157页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第159页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第160页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第161页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第162页  
PIC18F2420/2520/4420/4520  
A shutdown event can be caused by either of the  
comparator modules, a low level on the Fault input pin  
(FLT0) or any combination of these three sources. The  
comparators may be used to monitor a voltage input  
proportional to a current being monitored in the bridge  
16.4.6  
PROGRAMMABLE DEAD-BAND  
DELAY  
Note:  
Programmable dead-band delay is not  
implemented in 28-pin devices with  
standard CCP modules.  
circuit. If the voltage exceeds  
a threshold, the  
In half-bridge applications where all power switches are  
modulated at the PWM frequency at all times, the  
power switches normally require more time to turn off  
than to turn on. If both the upper and lower power  
switches are switched at the same time (one turned on  
and the other turned off), both switches may be on for  
a short period of time until one switch completely turns  
off. During this brief interval, a very high current (shoot-  
through current) may flow through both power  
switches, shorting the bridge supply. To avoid this  
potentially destructive shoot-through current from flow-  
ing during switching, turning on either of the power  
switches is normally delayed to allow the other switch  
to completely turn off.  
comparator switches state and triggers a shutdown.  
Alternatively, a low digital signal on FLT0 can also trigger  
a shutdown. The auto-shutdown feature can be disabled  
by not selecting any auto-shutdown sources. The auto-  
shutdown sources to be used are selected using the  
ECCPAS<2:0> bits (ECCP1AS<6:4>).  
When a shutdown occurs, the output pins are  
asynchronously placed in their shutdown states,  
specified by the PSSAC<1:0> and PSSBD<1:0> bits  
(ECCPAS<2:0>). Each pin pair (P1A/P1C and P1B/  
P1D) may be set to drive high, drive low or be tri-stated  
(not driving). The ECCPASE bit (ECCP1AS<7>) is also  
set to hold the Enhanced PWM outputs in their  
shutdown states.  
In the Half-Bridge Output mode, a digitally programmable  
dead-band delay is available to avoid shoot-through  
current from destroying the bridge power switches. The  
delay occurs at the signal transition from the nonactive  
state to the active state (see Figure 16-4 for illustration).  
Bits, PDC<6:0>, of the PWM1CON register  
(Register 16-2) set the delay period in terms of micro-  
controller instruction cycles (TCY or 4 TOSC). These bits  
are not available on 28-pin devices as the standard CCP  
module does not support half-bridge operation.  
The ECCPASE bit is set by hardware when a shutdown  
event occurs. If automatic restarts are not enabled, the  
ECCPASE bit is cleared by firmware when the cause of  
the shutdown clears. If automatic restarts are enabled,  
the ECCPASE bit is automatically cleared when the  
cause of the auto-shutdown has cleared.  
If the ECCPASE bit is set when a PWM period begins,  
the PWM outputs remain in their shutdown state for that  
entire PWM period. When the ECCPASE bit is cleared,  
the PWM outputs will return to normal operation at the  
beginning of the next PWM period.  
16.4.7  
ENHANCED PWM AUTO-SHUTDOWN  
When the CCP1 is programmed for any of the Enhanced  
PWM modes, the active output pins may be configured  
for auto-shutdown. Auto-shutdown immediately places  
the Enhanced PWM output pins into a defined shutdown  
state when a shutdown event occurs.  
Note:  
Writing to the ECCPASE bit is disabled  
while a shutdown condition is active.  
REGISTER 16-2: PWM1CON: PWM DEAD-BAND DELAY REGISTER  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
PRSEN  
PDC6(1)  
PDC5(1)  
PDC4(1)  
PDC3(1)  
PDC2(1)  
PDC1(1)  
PDC0(1)  
bit 7  
bit 0  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
-n = Value at POR  
bit 7  
PRSEN: PWM Restart Enable bit  
1= Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away;  
the PWM restarts automatically  
0= Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM  
bit 6-0  
PDC6:PDC0: PWM Delay Count bits(1)  
Delay time, in number of FOSC/4 (4 * TOSC) cycles, between the scheduled and actual time for a PWM  
signal to transition to active.  
Note 1: Reserved on 28-pin devices; maintain these bits clear.  
DS39631E-page 156  
© 2008 Microchip Technology Inc.  
 复制成功!