欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第88页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第89页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第90页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第91页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第93页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第94页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第95页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第96页  
PIC18F2450/4450  
8.3  
PIR Registers  
Note 1: Interrupt flag bits are set when an interrupt  
condition occurs regardless of the state of  
its corresponding enable bit or the Global  
Interrupt Enable bit, GIE (INTCON<7>).  
The PIR registers contain the individual flag bits for the  
peripheral interrupts. Due to the number of peripheral  
interrupt sources, there are two Peripheral Interrupt  
Request (Flag) registers (PIR1 and PIR2).  
2: User software should ensure the  
appropriate interrupt flag bits are cleared  
prior to enabling an interrupt and after  
servicing that interrupt.  
REGISTER 8-4:  
PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1  
U-0  
R/W-0  
ADIF  
R-0  
R-0  
U-0  
R/W-0  
R/W-0  
R/W-0  
RCIF  
TXIF  
CCP1IF  
TMR2IF  
TMR1IF  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
Unimplemented: Read as ‘0’  
ADIF: A/D Converter Interrupt Flag bit  
1= An A/D conversion completed (must be cleared in software)  
0= The A/D conversion is not complete  
bit 5  
bit 4  
RCIF: EUSART Receive Interrupt Flag bit  
1= The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)  
0= The EUSART receive buffer is empty  
TXIF: EUSART Transmit Interrupt Flag bit  
1= The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)  
0= The EUSART transmit buffer is full  
bit 3  
bit 2  
Unimplemented: Read as ‘0’  
CCP1IF: CCP1 Interrupt Flag bit  
Capture mode:  
1= A TMR1 register capture occurred (must be cleared in software)  
0= No TMR1 register capture occurred  
Compare mode:  
1= A TMR1 register compare match occurred (must be cleared in software)  
0= No TMR1 register compare match occurred  
PWM mode:  
Unused in this mode.  
bit 1  
bit 0  
TMR2IF: TMR2 to PR2 Match Interrupt Flag bit  
1= TMR2 to PR2 match occurred (must be cleared in software)  
0= No TMR2 to PR2 match occurred  
TMR1IF: TMR1 Overflow Interrupt Flag bit  
1= TMR1 register overflowed (must be cleared in software)  
0= TMR1 register did not overflow  
DS39760A-page 90  
Advance Information  
© 2006 Microchip Technology Inc.  
 复制成功!