欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第165页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第166页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第167页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第168页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第170页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第171页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第172页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第173页  
PIC18F2450/4450  
3. Load the TXREG with a dummy character to  
initiate transmission (the value is ignored).  
15.2.5  
BREAK CHARACTER SEQUENCE  
The EUSART module has the capability of sending the  
special Break character sequences that are required by  
the LIN bus standard. The Break character transmit  
consists of a Start bit, followed by twelve ‘0’ bits and a  
Stop bit. The Frame Break character is sent whenever  
the SENDB and TXEN bits (TXSTA<3> and  
TXSTA<5>) are set while the Transmit Shift Register is  
loaded with data. Note that the value of data written to  
TXREG will be ignored and all ‘0’s will be transmitted.  
4. Write ‘55h’ to TXREG to load the Sync character  
into the transmit FIFO buffer.  
5. After the Break has been sent, the SENDB bit is  
reset by hardware. The Sync character now  
transmits in the preconfigured mode.  
When the TXREG becomes empty, as indicated by the  
TXIF, the next data byte can be written to TXREG.  
15.2.6  
RECEIVING A BREAK CHARACTER  
The SENDB bit is automatically reset by hardware after  
the corresponding Stop bit is sent. This allows the user  
to preload the transmit FIFO with the next transmit byte  
following the Break character (typically, the Sync  
character in the LIN specification).  
The Enhanced USART module can receive a Break  
character in two ways.  
The first method forces configuration of the baud rate  
at a frequency of 9/13 the typical speed. This allows for  
the Stop bit transition to be at the correct sampling  
location (13 bits for Break versus Start bit and eight  
data bits for typical data).  
Note that the data value written to the TXREG for the  
Break character is ignored. The write simply serves the  
purpose of initiating the proper sequence.  
The TRMT bit indicates when the transmit operation is  
active or Idle, just as it does during normal transmission.  
See Figure 15-10 for the timing of the Break character  
sequence.  
The second method uses the auto-wake-up feature  
described in Section 15.2.4 “Auto-Wake-up on Sync  
Break Character”. By enabling this feature, the  
EUSART will sample the next two transitions on RX/DT,  
cause an RCIF interrupt and receive the next data byte  
followed by another interrupt.  
15.2.5.1  
Break and Sync Transmit Sequence  
The following sequence will send a message frame  
header made up of a Break, followed by an Auto-Baud  
Sync byte. This sequence is typical of a LIN bus master.  
Note that following a Break character, the user will  
typically want to enable the Auto-Baud Rate Detect  
feature. For both methods, the user can set the ABD bit  
once the TXIF interrupt is observed.  
1. Configure the EUSART for the desired mode.  
2. Set the TXEN and SENDB bits to set up the  
Break character.  
FIGURE 15-10:  
SEND BREAK CHARACTER SEQUENCE  
Write to TXREG  
Dummy Write  
BRG Output  
(Shift Clock)  
TX (pin)  
Start bit  
bit 0  
bit 1  
Break  
bit 11  
Stop bit  
TXIF bit  
(Transmit Buffer  
Reg. Empty Flag)  
TRMT bit  
(Transmit Shift  
Reg. Empty Flag)  
SENDB sampled here  
Auto-Cleared  
SENDB  
(Transmit Shift  
Reg. Empty Flag)  
© 2006 Microchip Technology Inc.  
Advance Information  
DS39760A-page 167  
 复制成功!