欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F25J10-I/SS 参数 Datasheet PDF下载

PIC18F25J10-I/SS图片预览
型号: PIC18F25J10-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能, RISC微控制器 [28/40/44-Pin High-Performance, RISC Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 368 页 / 5652 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第126页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第127页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第128页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第129页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第131页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第132页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第133页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第134页  
PIC18F45J10 FAMILY  
Both modules may be active at any given time and may  
share the same timer resource if they are configured to  
operate in the same mode (Capture/Compare or PWM)  
at the same time. The interactions between the two  
modules are summarized in Figure 14-1 and  
Figure 14-2. In Timer1 in Asynchronous Counter mode,  
the capture operation will not work.  
14.1 CCP Module Configuration  
Each Capture/Compare/PWM module is associated  
with a control register (generically, CCPxCON) and a  
data register (CCPRx). The data register, in turn, is  
comprised of two 8-bit registers: CCPRxL (low byte)  
and CCPRxH (high byte). All registers are both  
readable and writable.  
14.1.2  
CCP2 PIN ASSIGNMENT  
14.1.1  
CCP MODULES AND TIMER  
RESOURCES  
The pin assignment for CCP2 (Capture input, Compare  
and PWM output) can change, based on device config-  
uration. The CCP2MX Configuration bit determines  
which pin CCP2 is multiplexed to. By default, it is  
assigned to RC1 (CCP2MX = 1). If the Configuration bit  
is cleared, CCP2 is multiplexed with RB3.  
The CCP modules utilize Timers 1 or 2, depending on  
the mode selected. Timer1 is available to modules in  
Capture or Compare modes, while Timer2 is available  
for modules in PWM mode.  
Changing the pin assignment of CCP2 does not auto-  
matically change any requirements for configuring the  
port pin. Users must always verify that the appropriate  
TRIS register is configured correctly for CCP2  
operation regardless of where it is located.  
TABLE 14-1: ECCP/CCP MODE – TIMER  
RESOURCE  
ECCP/CCP Mode  
Timer Resource  
Capture  
Compare  
PWM  
Timer1  
Timer1  
Timer2  
TABLE 14-2: INTERACTIONS BETWEEN ECCP1/CCP1 AND CCP2 FOR TIMER RESOURCES  
CCP1 Mode CCP2 Mode Interaction  
Each module uses TMR1 as the time base.  
Capture  
Capture  
Capture  
Compare CCP2 can be configured for the Special Event Trigger to reset TMR1. Automatic A/D  
conversions on the trigger event can also be done. Operation of ECCP1/CCP1 will be  
affected.  
Compare  
Compare  
Capture  
ECCP1/CCP1 can be configured for the Special Event Trigger to reset TMR1. Operation  
of CCP2 will be affected.  
Compare Either module can be configured for the Special Event Trigger to reset TMR1. Automatic  
A/D conversions on the CCP2 trigger event can be done.  
Capture  
Compare  
PWM(1)  
PWM(1)  
PWM(1)  
PWM(1)  
PWM(1)  
Capture  
None  
None  
None  
Compare None  
PWM Both PWMs will have the same frequency and update rate (TMR2 interrupt).  
Note 1: Includes standard and Enhanced PWM operation.  
DS39682E-page 128  
© 2009 Microchip Technology Inc.