欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8620-I/PT 参数 Datasheet PDF下载

PIC18F8620-I/PT图片预览
型号: PIC18F8620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8620-I/PT的Datasheet PDF文件第167页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第168页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第169页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第170页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第172页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第173页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第174页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第175页  
PIC18FXX20  
REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I2C MODE)  
R/W-0  
GCEN  
R/W-0  
ACKSTAT  
R/W-0  
ACKDT  
R/W-0  
ACKEN  
R/W-0  
RCEN  
R/W-0  
PEN  
R/W-0  
RSEN  
R/W-0  
SEN  
bit 7  
bit 0  
bit 7  
bit 6  
bit 5  
GCEN: General Call Enable bit (Slave mode only)  
1= Enable interrupt when a general call address (0000h) is received in the SSPSR  
0= General call address disabled  
ACKSTAT: Acknowledge Status bit (Master Transmit mode only)  
1= Acknowledge was not received from slave  
0= Acknowledge was received from slave  
ACKDT: Acknowledge Data bit (Master Receive mode only)  
1= Not Acknowledge  
0= Acknowledge  
Note:  
Value that will be transmitted when the user initiates an Acknowledge sequence at  
the end of a receive.  
bit 4  
ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)  
1= Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.  
Automatically cleared by hardware.  
0= Acknowledge sequence IDLE  
bit 3  
bit 2  
RCEN: Receive Enable bit (Master Mode only)  
1= Enables Receive mode for I2C  
0= Receive IDLE  
PEN: STOP Condition Enable bit (Master mode only)  
1= Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.  
0= STOP condition IDLE  
bit 1  
bit 0  
RSEN: Repeated START Condition Enabled bit (Master mode only)  
1= Initiate Repeated START condition on SDA and SCL pins.  
Automatically cleared by hardware.  
0= Repeated START condition IDLE  
SEN: START Condition Enabled/Stretch Enabled bit  
In Master mode:  
1= Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.  
0= START condition IDLE  
In Slave mode:  
1= Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled)  
0= Clock stretching is disabled  
Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I2C module is not in the IDLE  
mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or  
writes to the SSPBUF are disabled).  
Legend:  
R = Readable bit  
- n = Value at POR reset  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
2003 Microchip Technology Inc.  
Advance Information  
DS39609A-page 169  
 复制成功!