欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18C452-I/L 参数 Datasheet PDF下载

PIC18C452-I/L图片预览
型号: PIC18C452-I/L
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能微控制器,10位A / D [High-Performance Microcontrollers with 10-Bit A/D]
分类和应用: 微控制器
文件页数/大小: 296 页 / 4835 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18C452-I/L的Datasheet PDF文件第35页浏览型号PIC18C452-I/L的Datasheet PDF文件第36页浏览型号PIC18C452-I/L的Datasheet PDF文件第37页浏览型号PIC18C452-I/L的Datasheet PDF文件第38页浏览型号PIC18C452-I/L的Datasheet PDF文件第40页浏览型号PIC18C452-I/L的Datasheet PDF文件第41页浏览型号PIC18C452-I/L的Datasheet PDF文件第42页浏览型号PIC18C452-I/L的Datasheet PDF文件第43页  
PIC18CXX2  
4.7.1  
TWO-WORD INSTRUCTIONS  
the instruction is executed by itself (first word was  
skipped), it will execute as a NOP. This action is neces-  
sary when the two word instruction is preceded by a  
conditional instruction that changes the PC. A program  
example that demonstrates this concept is shown in  
Example 4-3. Refer to Section 19.0 for further details of  
the instruction set.  
The PIC18CXX2 devices have 4 two-word instructions:  
MOVFF, CALL, GOTOand LFSR. The second word of  
these instructions has the 4 MSB’s set to 1’s and is a  
special kind of NOPinstruction. The lower 12 bits of the  
second word contain data to be used by the instruction.  
If the first word of the instruction is executed, the data  
in the second word is accessed. If the second word of  
EXAMPLE 4-3: TWO-WORD INSTRUCTIONS  
CASE 1:  
Object code  
Source Code  
0110 0110 0000 0000  
1100 0001 0010 0011  
1111 0100 0101 0110  
0010 0100 0000 0000  
TSTFSZ  
MOVFF  
REG1  
; is RAM location 0?  
REG1, REG2 ; No, execute 2-word instruction  
; 2nd operand holds address of REG2  
REG3  
ADDWF  
; continue code  
CASE 2:  
Object code  
Source Code  
0110 0110 0000 0000  
1100 0001 0010 0011  
1111 0100 0101 0110  
0010 0100 0000 0000  
TSTFSZ  
MOVFF  
REG1  
; is RAM location 0?  
REG1, REG2 ; Yes  
; 2nd operand becomes NOP  
; continue code  
ADDWF  
REG3  
4.8.2  
TABLE READS/TABLE WRITES  
4.8  
Lookup Tables  
A better method of storing data in program memory  
allows 2 bytes of data to be stored in each instruction  
location.  
Look-up tables are implemented two ways. These are:  
• Computed GOTO  
Table Reads  
Lookup table data may be stored 2 bytes per program  
word by using table reads and writes. The table pointer  
(TBLPTR) specifies the byte address and the table  
latch (TABLAT) contains the data that is read from or  
written to program memory. Data is transferred to/from  
program memory one byte at a time.  
4.8.1  
COMPUTED GOTO  
A computed GOTOis accomplished by adding an offset  
to the program counter (ADDWF PCL).  
A lookup table can be formed with an ADDWF PCL  
instruction and a group of RETLW 0xnn instructions.  
WREG is loaded with an offset into the table before  
executing a call to that table. The first instruction of the  
called routine is the ADDWF PCLinstruction. The next  
instruction executed will be one of the RETLW 0xnn  
instructions that returns the value 0xnn to the calling  
function.  
A description of the Table Read/Table Write operation  
is shown in Section 5.0.  
The offset value (value in WREG) specifies the number  
of bytes that the program counter should advance.  
In this method, only one data byte may be stored in  
each instruction location and room on the return  
address stack is required.  
7/99 Microchip Technology Inc.  
Preliminary  
DS39026B-page 39  
 复制成功!