欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18C452-I/L 参数 Datasheet PDF下载

PIC18C452-I/L图片预览
型号: PIC18C452-I/L
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能微控制器,10位A / D [High-Performance Microcontrollers with 10-Bit A/D]
分类和应用: 微控制器
文件页数/大小: 296 页 / 4835 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18C452-I/L的Datasheet PDF文件第147页浏览型号PIC18C452-I/L的Datasheet PDF文件第148页浏览型号PIC18C452-I/L的Datasheet PDF文件第149页浏览型号PIC18C452-I/L的Datasheet PDF文件第150页浏览型号PIC18C452-I/L的Datasheet PDF文件第152页浏览型号PIC18C452-I/L的Datasheet PDF文件第153页浏览型号PIC18C452-I/L的Datasheet PDF文件第154页浏览型号PIC18C452-I/L的Datasheet PDF文件第155页  
PIC18CXX2  
as a half duplex synchronous system that can commu-  
nicate with peripheral devices, such as A/D or D/A inte-  
grated circuits, Serial EEPROMs, etc.  
15.0 ADDRESSABLE UNIVERSAL  
SYNCHRONOUS  
ASYNCHRONOUS RECEIVER  
TRANSMITTER (USART)  
The USART can be configured in the following modes:  
• Asynchronous (full duplex)  
The Universal Synchronous Asynchronous Receiver  
Transmitter (USART) module is one of the two serial  
I/O modules. (USART is also known as a Serial Com-  
munications Interface or SCI). The USART can be con-  
figured as a full duplex asynchronous system that can  
communicate with peripheral devices, such as CRT ter-  
minals and personal computers, or it can be configured  
• Synchronous - Master (half duplex)  
• Synchronous - Slave (half duplex)  
Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to  
be set in order to configure pins RC6/TX/CK and  
RC7/RX/DT as the Universal Synchronous Asynchro-  
nous Receiver Transmitter.  
Register 15-1: TXSTA: Transmit Status and Control Register  
R/W-0  
CSRC  
R/W-0  
TX9  
R/W-0  
TXEN  
R/W-0  
SYNC  
U-0  
R/W-0  
BRGH  
R-1  
R/W-0  
TX9D  
TRMT  
bit 7  
bit 0  
bit 7  
CSRC: Clock Source Select bit  
Asynchronous mode  
Don’t care  
Synchronous mode  
1= Master mode (Clock generated internally from BRG)  
0= Slave mode (Clock from external source)  
bit 6  
bit 5  
TX9: 9-bit Transmit Enable bit  
1= Selects 9-bit transmission  
0= Selects 8-bit transmission  
TXEN: Transmit Enable bit  
1= Transmit enabled  
0= Transmit disabled  
Note: SREN/CREN overrides TXEN in SYNC mode.  
bit 4  
SYNC: USART Mode Select bit  
1= Synchronous mode  
0= Asynchronous mode  
bit 3  
bit 2  
Unimplemented: Read as '0'  
BRGH: High Baud Rate Select bit  
Asynchronous mode  
1= High speed  
0= Low speed  
Synchronous mode  
Unused in this mode  
bit 1  
bit 0  
TRMT: Transmit Shift Register Status bit  
1= TSR empty  
0= TSR full  
TX9D: 9th bit of transmit data. Can be Address/Data bit or a parity bit.  
Legend:  
R = Readable bit  
W = Writable bit  
’1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
’0’ = Bit is cleared x = Bit is unknown  
- n = Value at POR reset  
7/99 Microchip Technology Inc.  
Preliminary  
DS39026B-page 151  
 复制成功!