欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18C452-I/L 参数 Datasheet PDF下载

PIC18C452-I/L图片预览
型号: PIC18C452-I/L
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能微控制器,10位A / D [High-Performance Microcontrollers with 10-Bit A/D]
分类和应用: 微控制器
文件页数/大小: 296 页 / 4835 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18C452-I/L的Datasheet PDF文件第138页浏览型号PIC18C452-I/L的Datasheet PDF文件第139页浏览型号PIC18C452-I/L的Datasheet PDF文件第140页浏览型号PIC18C452-I/L的Datasheet PDF文件第141页浏览型号PIC18C452-I/L的Datasheet PDF文件第143页浏览型号PIC18C452-I/L的Datasheet PDF文件第144页浏览型号PIC18C452-I/L的Datasheet PDF文件第145页浏览型号PIC18C452-I/L的Datasheet PDF文件第146页  
PIC18CXX2  
14.3.10 ACKNOWLEDGE SEQUENCE TIMING  
14.3.11 STOP CONDITION TIMING  
An acknowledge sequence is enabled by setting the  
A stop bit is asserted on the SDA pin at the end of a  
receive/transmit by setting the Stop sequence enable  
bit, PEN (SSPCON2<2>). At the end of a receive/trans-  
mit the SCL line is held low after the falling edge of the  
ninth clock. When the PEN bit is set, the master will  
assert the SDA line low. When the SDA line is sampled  
low, the baud rate generator is reloaded and counts  
down to 0. When the baud rate generator times out, the  
SCL pin will be brought high, and one TBRG (baud rate  
generator rollover count) later, the SDA pin will be de-  
asserted. When the SDA pin is sampled high while SCL  
is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the  
PEN bit is cleared and the SSPIF bit is set (Figure 14-  
21).  
acknowledge  
sequence  
enable  
bit  
ACKEN  
(SSPCON2<4>). When this bit is set, the SCL pin is  
pulled low and the contents of the acknowledge data bit  
is presented on the SDA pin. If the user wishes to gen-  
erate an acknowledge, then the ACKDT bit should be  
cleared. If not, the user should set the ACKDT bit  
before starting an acknowledge sequence. The baud  
rate generator then counts for one rollover period  
(TBRG) and the SCL pin is de-asserted (pulled high).  
When the SCL pin is sampled high (clock arbitration),  
the baud rate generator counts for TBRG. The SCL pin  
is then pulled low. Following this, the ACKEN bit is auto-  
matically cleared, the baud rate generator is turned off  
and the MSSP module then goes into IDLE mode  
(Figure 14-20).  
14.3.11.1 WCOL STATUS FLAG  
If the user writes the SSPBUF when a STOP sequence  
is in progress, then the WCOL bit is set and the con-  
tents of the buffer are unchanged (the write doesn’t  
occur).  
14.3.10.1 WCOL STATUS FLAG  
If the user writes the SSPBUF when an acknowledge  
sequence is in progress, then WCOL is set and the  
contents of the buffer are unchanged (the write doesn’t  
occur).  
FIGURE 14-20: ACKNOWLEDGE SEQUENCE WAVEFORM  
Acknowledge sequence starts here,  
Write to SSPCON2  
ACKEN automatically cleared  
ACKEN = 1, ACKDT = 0  
TBRG  
TBRG  
SDA  
SCL  
D0  
ACK  
8
9
SSPIF  
Cleared in  
software  
Set SSPIF at the end  
of receive  
Cleared in  
software  
Set SSPIF at the end  
of acknowledge sequence  
Note: TBRG= one baud rate generator period.  
DS39026B-page 142  
Preliminary  
7/99 Microchip Technology Inc.  
 复制成功!