欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第83页浏览型号PIC18F4431-I/P的Datasheet PDF文件第84页浏览型号PIC18F4431-I/P的Datasheet PDF文件第85页浏览型号PIC18F4431-I/P的Datasheet PDF文件第86页浏览型号PIC18F4431-I/P的Datasheet PDF文件第88页浏览型号PIC18F4431-I/P的Datasheet PDF文件第89页浏览型号PIC18F4431-I/P的Datasheet PDF文件第90页浏览型号PIC18F4431-I/P的Datasheet PDF文件第91页  
PIC18F2331/2431/4331/4431  
REGISTER 8-1:  
EECON1: DATA EEPROM CONTROL REGISTER 1  
R/W-x  
EEPGD  
bit 7  
R/W-x  
CFGS  
U-0  
R/W-0  
FREE  
R/W-x  
WRERR(1)  
R/W-0  
WREN  
R/S-0  
WR  
R/S-0  
RD  
bit 0  
Legend:  
S = Settable bit (cannot be cleared in software)  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
EEPGD: Flash Program or Data EEPROM Memory Select bit  
1= Access Flash program memory  
0= Access data EEPROM memory  
CFGS: Flash Program/Data EEPROM or Configuration Select bit  
1= Access Configuration registers  
0= Access Flash program or data EEPROM memory  
bit 5  
bit 4  
Unimplemented: Read as ‘0’  
FREE: Flash Row Erase Enable bit  
1= Erase the program memory row addressed by TBLPTR on the next WR command (cleared by  
completion of erase operation)  
0= Perform write only  
bit 3  
WRERR: Flash Program/Data EEPROM Error Flag bit(1)  
1= A write operation is prematurely terminated (any Reset during self-timed programming in normal  
operation, or an improper write attempt)  
0= The write operation completed  
bit 2  
bit 1  
WREN: Flash Program/Data EEPROM Write Enable bit  
1= Allows write cycles to Flash program/data EEPROM  
0= Inhibits write cycles to Flash program/data EEPROM  
WR: Write Control bit  
1= Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle  
(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit  
can only be set (not cleared) in software.)  
0= Write cycle to the EEPROM is complete  
bit 0  
RD: Read Control bit  
1= Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only  
be set (not cleared) in software. RD bit cannot be set when EEPGD = 1or CFGS = 1.)  
0= Does not initiate an EEPROM read  
Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error  
condition.  
2010 Microchip Technology Inc.  
DS39616D-page 87  
 复制成功!