欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第78页浏览型号PIC18F4431-I/P的Datasheet PDF文件第79页浏览型号PIC18F4431-I/P的Datasheet PDF文件第80页浏览型号PIC18F4431-I/P的Datasheet PDF文件第81页浏览型号PIC18F4431-I/P的Datasheet PDF文件第83页浏览型号PIC18F4431-I/P的Datasheet PDF文件第84页浏览型号PIC18F4431-I/P的Datasheet PDF文件第85页浏览型号PIC18F4431-I/P的Datasheet PDF文件第86页  
PIC18F2331/2431/4331/4431  
7.7  
Operation During Code-Protect  
7.9  
Using the Data EEPROM  
Data EEPROM memory has its own code-protect bits in  
Configuration Words. External read and write opera-  
tions are disabled if either of these mechanisms are  
enabled.  
The data EEPROM is a high-endurance, byte-  
addressable array that has been optimized for the  
storage of frequently changing information (e.g.,  
program variables or other data that are updated  
often). Frequently changing values will typically be  
updated more often than Specification D124. If this is  
not the case, an array refresh must be performed. For  
this reason, variables that change infrequently (such as  
constants, IDs, calibration, etc.) should be stored in  
Flash program memory.  
The microcontroller itself can both read and write to the  
internal data EEPROM, regardless of the state of the  
code-protect Configuration bit. Refer to Section 23.0  
“Special Features of the CPU” for additional  
information.  
A simple data EEPROM refresh routine is shown in  
Example 7-3.  
7.8  
Protection Against Spurious Write  
There are conditions when the device may not want to  
write to the data EEPROM memory. To protect against  
spurious EEPROM writes, various mechanisms have  
been implemented. On power-up, the WREN bit is  
cleared. In addition, writes to the EEPROM memory  
are blocked during the Power-up Timer period (TPWRT,  
Parameter 33).  
Note:  
If data EEPROM is only used to store con-  
stants and/or data that changes rarely, an  
array refresh is likely not required. See  
Specification D124.  
The write/initiate sequence, and the WREN bit  
together, help prevent an accidental write during  
Brown-out Reset, power glitch or software malfunction.  
EXAMPLE 7-3:  
DATA EEPROM REFRESH ROUTINE  
CLRF  
EEADR  
EECON1, CFGS  
EECON1, EEPGD ; Set for Data EEPROM  
INTCON, GIE  
EECON1, WREN  
; Start at address 0  
; Set for memory  
BCF  
BCF  
BCF  
BSF  
; Disable interrupts  
; Enable writes  
; Loop to refresh array  
; Read current address  
;
; Write 55h  
;
; Write 0AAh  
; Set WR bit to begin write  
; Wait for write to complete  
LOOP  
BSF  
EECON1, RD  
55h  
EECON2  
0AAh  
EECON2  
EECON1, WR  
EECON1, WR  
$-2  
MOVLW  
MOVWF  
MOVLW  
MOVWF  
BSF  
Required  
Sequence  
BTFSC  
BRA  
INCFSZ EEADR, F  
; Increment address  
BRA  
LOOP  
; Not zero, do it again  
BCF  
BSF  
EECON1, WREN  
INTCON, GIE  
; Disable writes  
; Enable interrupts  
DS39616D-page 82  
2010 Microchip Technology Inc.