欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第383页浏览型号PIC18F4431-I/P的Datasheet PDF文件第384页浏览型号PIC18F4431-I/P的Datasheet PDF文件第385页浏览型号PIC18F4431-I/P的Datasheet PDF文件第386页浏览型号PIC18F4431-I/P的Datasheet PDF文件第388页浏览型号PIC18F4431-I/P的Datasheet PDF文件第389页浏览型号PIC18F4431-I/P的Datasheet PDF文件第390页浏览型号PIC18F4431-I/P的Datasheet PDF文件第391页  
PIC18F2331/2431/4331/4431  
Example SPI Mode Requirements  
(Slave Mode, CKE = 0)..................................... 355  
Example SPI Slave Mode Requirements  
U
UA Bit ............................................................................... 206  
(CKE = 1).......................................................... 356  
External Clock Requirements ................................... 346  
Internal RC Accuracy................................................ 347  
W
Watchdog Timer (WDT)............................................ 263, 274  
Associated Registers................................................ 275  
Control Register........................................................ 274  
During Oscillator Failure........................................... 277  
Programming Considerations................................... 274  
WWW Address ................................................................. 387  
WWW, On-Line Support ....................................................... 9  
2
I C Bus Data Requirements (Slave Mode) ............... 358  
2
I C Bus Start/Stop Bits Requirements  
(Slave Mode) .................................................... 357  
PLL Clock.................................................................. 347  
Reset, Watchdog Timer, Oscillator Start-up  
Timer, Power-up Timer and Brown-out  
X
Reset Requirements......................................... 350  
SSP I C Bus Data Requirements ............................. 359  
2
XORLW ............................................................................ 323  
XORWF ............................................................................ 324  
Timer0 and Timer1 External Clock  
Requirements ................................................... 351  
Top-of-Stack Access........................................................... 62  
TSTFSZ ............................................................................ 323  
Two-Speed Start-up.................................................. 263, 276  
Two-Word Instructions  
Example Cases........................................................... 66  
TXSTA Register  
BRGH Bit .................................................................. 221  
T0CON Register  
PSA Bit...................................................................... 129  
T0CS Bit.................................................................... 129  
T0PS2:T0PS0 Bits.................................................... 129  
T0SE Bit.................................................................... 129  
2010 Microchip Technology Inc.  
DS39616D-page 387