欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6620-I/PT 参数 Datasheet PDF下载

PIC18LF6620-I/PT图片预览
型号: PIC18LF6620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第164页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第165页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第166页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第167页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第169页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第170页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第171页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第172页  
PIC18FXX20  
2
17.4.1  
REGISTERS  
17.4 I C Mode  
The MSSP module has six registers for I2C operation.  
These are:  
• MSSP Control Register1 (SSPCON1)  
• MSSP Control Register2 (SSPCON2)  
• MSSP Status Register (SSPSTAT)  
• Serial Receive/Transmit Buffer (SSPBUF)  
• MSSP Shift Register (SSPSR) - Not directly  
accessible  
• MSSP Address Register (SSPADD)  
SSPCON, SSPCON2 and SSPSTAT are the control  
and status registers in I2C mode operation. The  
SSPCON and SSPCON2 registers are readable and  
writable. The lower 6 bits of the SSPSTAT are read  
only. The upper two bits of the SSPSTAT are  
read/write.  
The MSSP module in I2C mode fully implements all  
master and slave functions (including general call sup-  
port) and provides interrupts on START and STOP bits  
in hardware to determine a free bus (multi-master  
function). The MSSP module implements the standard  
mode specifications, as well as 7-bit and 10-bit  
addressing.  
Two pins are used for data transfer:  
• Serial clock (SCL) - RC3/SCK/SCL  
• Serial data (SDA) - RC4/SDI/SDA  
The user must configure these pins as inputs or outputs  
through the TRISC<4:3> bits.  
FIGURE 17-7:  
MSSP BLOCK DIAGRAM  
(I2C MODE)  
SSPSR is the shift register used for shifting data in or  
out. SSPBUF is the buffer register to which data bytes  
are written to or read from.  
Internal  
Data Bus  
Read  
Write  
SSPADD register holds the slave device address  
when the SSP is configured in I2C Slave mode. When  
the SSP is configured in Master mode, the lower  
seven bits of SSPADD act as the baud rate generator  
reload value.  
SSPBUF reg  
RC3/SCK/SCL  
Shift  
Clock  
In receive operations, SSPSR and SSPBUF together,  
create a double-buffered receiver. When SSPSR  
receives a complete byte, it is transferred to SSPBUF  
and the SSPIF interrupt is set.  
During transmission, the SSPBUF is not double-  
buffered. A write to SSPBUF will write to both SSPBUF  
and SSPSR.  
SSPSR reg  
RC4/  
SDI/  
SDA  
MSb  
LSb  
Addr Match  
Match Detect  
SSPADD reg  
START and  
Set, Reset  
S, P bits  
STOP bit Detect  
(SSPSTAT reg)  
DS39609A-page 166  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!