欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2320-I/SP 参数 Datasheet PDF下载

PIC18F2320-I/SP图片预览
型号: PIC18F2320-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2320-I/SP的Datasheet PDF文件第213页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第214页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第215页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第216页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第218页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第219页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第220页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第221页  
PIC18F2220/2320/4220/4320  
The value in the ADRESH/ADRESL registers is not  
2. Configure A/D interrupt (if desired):  
• Clear ADIF bit  
modified for a Power-on Reset. The ADRESH/  
ADRESL registers will contain unknown data after a  
Power-on Reset.  
• Set ADIE bit  
• Set GIE bit  
After the A/D module has been configured as desired,  
the selected channel must be acquired before the con-  
version is started. The analog input channels must  
have their corresponding TRIS bits selected as an  
input. To determine acquisition time, see Section 19.1  
“A/D Acquisition Requirements”. After this acquisi-  
tion time has elapsed, the A/D conversion can be  
started. An acquisition time can be programmed to  
occur between setting the GO/DONE bit and the actual  
start of the conversion.  
3. Wait the required acquisition time (if required).  
4. Start conversion:  
• Set GO/DONE bit (ADCON0 register)  
5. Wait for A/D conversion to complete, by either:  
• Polling for the GO/DONE bit to be cleared  
OR  
• Waiting for the A/D interrupt  
6. Read A/D Result registers (ADRESH:ADRESL);  
clear bit ADIF if required.  
The following steps should be followed to do an A/D  
conversion:  
7. For next conversion, go to step 1 or step 2, as  
required. The A/D conversion time per bit is  
defined as TAD. A minimum wait of 2 TAD is  
required before next acquisition starts.  
1. Configure the A/D module:  
• Configure analog pins, voltage reference and  
digital I/O (ADCON1)  
• Select A/D input channel (ADCON0)  
• Select A/D acquisition time (ADCON2)  
• Select A/D conversion clock (ADCON2)  
• Turn on A/D module (ADCON0)  
FIGURE 19-2:  
ANALOG INPUT MODEL  
VDD  
Sampling  
Switch  
VT = 0.6V  
ANx  
SS  
RIC 1k  
RSS  
Rs  
CPIN  
VAIN  
ILEAKAGE  
± 500 nA  
CHOLD = 120 pF  
VT = 0.6 V  
5 pF  
VSS  
Legend: CPIN  
= input capacitance  
= threshold voltage  
6V  
VT  
5V  
VDD 4V  
3V  
ILEAKAGE = leakage current at the pin due to  
various junctions  
RIC  
= interconnect resistance  
= sampling switch  
2V  
SS  
CHOLD  
RSS  
= sample/hold capacitance (from DAC)  
= sampling switch resistance  
5
6
7
8 9 10 11  
Sampling Switch (k)  
2003 Microchip Technology Inc.  
DS39599C-page 215