欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC17LC42-16I/JW 参数 Datasheet PDF下载

PIC17LC42-16I/JW图片预览
型号: PIC17LC42-16I/JW
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能8位CMOS EPROM / ROM微控制器 [High-Performance 8-Bit CMOS EPROM/ROM Microcontroller]
分类和应用: 微控制器可编程只读存储器电动程控只读存储器
文件页数/大小: 240 页 / 1141 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第58页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第59页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第60页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第61页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第63页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第64页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第65页浏览型号PIC17LC42-16I/JW的Datasheet PDF文件第66页  
PIC17C4X  
9.4.1  
PORTE AND DDRE REGISTER  
Example 9-4 shows the instruction sequence to initial-  
ize PORTE. The Bank Select Register (BSR) must be  
selected to Bank 1 for the port to be initialized.  
PORTE is a 3-bit bi-directional port.The corresponding  
data direction register is DDRE. A '1' in DDRE config-  
ures the corresponding port pin as an input. A '0' in the  
DDRE register configures the corresponding port pin  
as an output. Reading PORTE reads the status of the  
pins, whereas writing to it will write to the port latch.  
PORTE is multiplexed with the system bus. When  
operating as the system bus, PORTE contains the con-  
trol signals for the address/data bus (AD15:AD0).  
These control signals are Address Latch Enable (ALE),  
Output Enable (OE), and Write (WR). The control sig-  
nals OE and WR are active low signals. The timing for  
the system bus is shown in the Electrical Characteris-  
tics section.  
EXAMPLE 9-4: INITIALIZING PORTE  
MOVLB  
CLRF  
1
;
;
;
;
;
;
;
;
;
;
;
Select Bank 1  
PORTE  
Initialize PORTE data  
latches before setting  
the data direction  
register  
Value used to initialize  
data direction  
Set RE<1:0> as inputs  
RE<2> as outputs  
RE<7:3> are always  
read as '0'  
MOVLW 0x03  
MOVWF DDRE  
Note: This port is configured as the system bus  
when the device’s configuration bits are  
selected to Microprocessor or Extended  
Microcontroller modes. In the two other  
microcontroller modes, this port is a gen-  
eral purpose I/O.  
FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)  
Data Bus  
TTL  
Input  
Buffer  
RD_PORTE  
WR_PORTE  
Port  
D
D
0
1
Q
Data  
CK  
RD_DDRE  
WR_DDRE  
Q
R
CK  
S
EX_EN  
CNTL  
SYS BUS  
Control  
DRV_SYS  
Note: I/O pins have protection diodes to VDD and Vss.  
DS30412C-page 62  
1996 Microchip Technology Inc.  
 复制成功!