欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/ST 参数 Datasheet PDF下载

PIC16F688-I/ST图片预览
型号: PIC16F688-I/ST
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 202 页 / 3832 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/ST的Datasheet PDF文件第33页浏览型号PIC16F688-I/ST的Datasheet PDF文件第34页浏览型号PIC16F688-I/ST的Datasheet PDF文件第35页浏览型号PIC16F688-I/ST的Datasheet PDF文件第36页浏览型号PIC16F688-I/ST的Datasheet PDF文件第38页浏览型号PIC16F688-I/ST的Datasheet PDF文件第39页浏览型号PIC16F688-I/ST的Datasheet PDF文件第40页浏览型号PIC16F688-I/ST的Datasheet PDF文件第41页  
PIC16F688  
REGISTER 4-4:  
WPUA: WEAK PULL-UP PORTA REGISTER  
U-0  
U-0  
R/W-1  
R/W-1  
U-0  
R/W-1  
R/W-1  
R/W-1  
WPUA5  
WPUA4  
WPUA2  
WPUA1  
WPUA0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7-6  
bit 5-4  
Unimplemented: Read as ‘0’  
WPUA<5:4>: Weak Pull-up Control bits  
1= Pull-up enabled  
0= Pull-up disabled  
bit 3  
Unimplemented: Read as ‘0’  
bit 2-0  
WPUA<2:0>: Weak Pull-up Control bits  
1= Pull-up enabled  
0= Pull-up disabled  
Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.  
2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).  
3: The RA3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.  
4: WPUA<5:4> always reads ‘1’ in XT, HS and LP OSC modes.  
REGISTER 4-5:  
IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER  
U-0  
U-0  
R/W-0  
IOCA5  
R/W-0  
IOCA4  
R/W-0  
IOCA3  
R/W-0  
IOCA2  
R/W-0  
IOCA1  
R/W-0  
IOCA0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7-6  
bit 5-0  
Unimplemented: Read as ‘0’  
IOCA<5:0>: Interrupt-on-change PORTA Control bits  
1= Interrupt-on-change enabled  
0= Interrupt-on-change disabled  
Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.  
2: IOCA<5:4> always reads ‘1’ in XT, HS and LP OSC modes.  
© 2007 Microchip Technology Inc.  
DS41203C-page 35  
 复制成功!