欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F687-I/ML 参数 Datasheet PDF下载

PIC16F687-I/ML图片预览
型号: PIC16F687-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F687-I/ML的Datasheet PDF文件第233页浏览型号PIC16F687-I/ML的Datasheet PDF文件第234页浏览型号PIC16F687-I/ML的Datasheet PDF文件第235页浏览型号PIC16F687-I/ML的Datasheet PDF文件第236页浏览型号PIC16F687-I/ML的Datasheet PDF文件第238页浏览型号PIC16F687-I/ML的Datasheet PDF文件第239页浏览型号PIC16F687-I/ML的Datasheet PDF文件第240页浏览型号PIC16F687-I/ML的Datasheet PDF文件第241页  
PIC16F631/677/685/687/689/690  
17.4 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial)  
PIC16F631/677/685/687/689/690-E (Extended) (Continued)  
Standard Operating Conditions (unless otherwise stated)  
DC CHARACTERISTICS  
Operating temperature  
-40°C TA +85°C for industrial  
-40°C TA +125°C for extended  
Param  
Sym  
No.  
Characteristic  
Min  
Typ†  
Max  
Units  
Conditions  
D100  
IULP  
Ultra Low-Power Wake-up  
Current  
200  
nA See Application Note AN879,  
Using the Microchip Ultra  
Low-Power Wake-up Module”  
(DS00879)  
Capacitive Loading Specs on  
Output Pins  
D101* COSC2 OSC2 pin  
15  
50  
pF In XT, HS and LP modes when  
external clock is used to drive  
OSC1  
D101A* CIO  
All I/O pins  
pF  
Data EEPROM Memory  
Byte Endurance  
Byte Endurance  
VDD for Read/Write  
D120  
ED  
100K  
10K  
1M  
100K  
E/W -40°C TA +85°C  
E/W +85°C TA +125°C  
D120A ED  
D121  
VDRW  
VMIN  
5.5  
V
Using EECON1 to read/write  
VMIN = Minimum operating  
voltage  
D122  
D123  
TDEW  
Erase/Write Cycle Time  
Characteristic Retention  
5
6
ms  
TRETD  
40  
Year Provided no other specifications  
are violated  
D124  
TREF  
Number of Total Erase/Write  
Cycles before Refresh  
1M  
10M  
E/W -40°C TA +85°C  
(4)  
Program Flash Memory  
Cell Endurance  
D130  
EP  
10K  
1K  
100K  
10K  
E/W -40°C TA +85°C  
E/W +85°C TA +125°C  
D130A ED  
Cell Endurance  
D131  
VPR  
VDD for Read  
VMIN  
5.5  
V
VMIN = Minimum operating  
voltage  
D132  
D133  
D134  
VPEW  
TPEW  
TRETD  
VDD for Erase/Write  
4.5  
2
5.5  
2.5  
V
Erase/Write cycle time  
Characteristic Retention  
ms  
40  
Year Provided no other specifications  
are violated  
*
These parameters are characterized but not tested.  
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are  
not tested.  
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external  
clock in RC mode.  
2: Negative current is defined as current sourced by the pin.  
3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent  
normal operating conditions. Higher leakage current may be measured at different input voltages.  
4: See Section 10.2.1 “Using the Data EEPROM” for additional information.  
5: Including OSC2 in CLKOUT mode.  
© 2007 Microchip Technology Inc.  
DS41262D-page 235  
 复制成功!