欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F687-I/ML 参数 Datasheet PDF下载

PIC16F687-I/ML图片预览
型号: PIC16F687-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F687-I/ML的Datasheet PDF文件第232页浏览型号PIC16F687-I/ML的Datasheet PDF文件第233页浏览型号PIC16F687-I/ML的Datasheet PDF文件第234页浏览型号PIC16F687-I/ML的Datasheet PDF文件第235页浏览型号PIC16F687-I/ML的Datasheet PDF文件第237页浏览型号PIC16F687-I/ML的Datasheet PDF文件第238页浏览型号PIC16F687-I/ML的Datasheet PDF文件第239页浏览型号PIC16F687-I/ML的Datasheet PDF文件第240页  
PIC16F631/677/685/687/689/690  
17.4 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial)  
PIC16F631/677/685/687/689/690-E (Extended)  
Standard Operating Conditions (unless otherwise stated)  
DC CHARACTERISTICS  
Operating temperature  
-40°C TA +85°C for industrial  
-40°C TA +125°C for extended  
Param  
Sym  
No.  
Characteristic  
Min  
Typ†  
Max  
Units  
Conditions  
VIL  
Input Low Voltage  
I/O Port:  
with TTL buffer  
D030  
D030A  
D031  
D032  
D033  
D033A  
Vss  
Vss  
Vss  
VSS  
VSS  
VSS  
0.8  
V
V
V
V
V
V
4.5V VDD 5.5V  
0.15 VDD  
0.2 VDD  
0.2 VDD  
0.3  
2.0V VDD 4.5V  
2.0V VDD 5.5V  
with Schmitt Trigger buffer  
(1)  
MCLR, OSC1 (RC mode)  
OSC1 (XT and LP modes)  
OSC1 (HS mode)  
Input High Voltage  
I/O Ports:  
0.3 VDD  
VIH  
D040  
with TTL buffer  
2.0  
0.25 VDD + 0.8  
0.8 VDD  
0.8 VDD  
1.6  
VDD  
VDD  
VDD  
VDD  
VDD  
VDD  
VDD  
V
V
V
V
V
V
V
4.5V VDD 5.5V  
2.0V VDD 4.5V  
2.0V VDD 5.5V  
D040A  
D041  
with Schmitt Trigger buffer  
MCLR  
D042  
D043  
OSC1 (XT and LP modes)  
OSC1 (HS mode)  
D043A  
D043B  
0.7 VDD  
0.9 VDD  
OSC1 (RC mode)  
(Note 1)  
(2)  
IIL  
Input Leakage Current  
D060  
I/O ports  
0.1  
1
μA VSS VPIN VDD,  
Pin at high-impedance  
(3)  
D061  
D063  
MCLR  
0.1  
0.1  
5
5
μA VSS VPIN VDD  
OSC1  
μA VSS VPIN VDD, XT, HS and  
LP oscillator configuration  
D070* IPUR  
VOL  
PORTA Weak Pull-up Current  
50  
250  
400  
0.6  
μA VDD = 5.0V, VPIN = VSS  
(5)  
Output Low Voltage  
D080  
I/O ports  
V
V
IOL = 8.5 mA, VDD = 4.5V (Ind.)  
IOH = -3.0 mA, VDD = 4.5V (Ind.)  
(5)  
VOH  
Output High Voltage  
D090  
I/O ports  
VDD – 0.7  
*
These parameters are characterized but not tested.  
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are  
not tested.  
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external  
clock in RC mode.  
2: Negative current is defined as current sourced by the pin.  
3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent  
normal operating conditions. Higher leakage current may be measured at different input voltages.  
4: See Section 10.2.1 “Using the Data EEPROM” for additional information.  
5: Including OSC2 in CLKOUT mode.  
DS41262D-page 234  
© 2007 Microchip Technology Inc.  
 复制成功!