欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F685-I/SS 参数 Datasheet PDF下载

PIC16F685-I/SS图片预览
型号: PIC16F685-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F685-I/SS的Datasheet PDF文件第139页浏览型号PIC16F685-I/SS的Datasheet PDF文件第140页浏览型号PIC16F685-I/SS的Datasheet PDF文件第141页浏览型号PIC16F685-I/SS的Datasheet PDF文件第142页浏览型号PIC16F685-I/SS的Datasheet PDF文件第144页浏览型号PIC16F685-I/SS的Datasheet PDF文件第145页浏览型号PIC16F685-I/SS的Datasheet PDF文件第146页浏览型号PIC16F685-I/SS的Datasheet PDF文件第147页  
PIC16F631/677/685/687/689/690  
A shutdown condition is indicated by the ECCPASE  
11.4.4  
ENHANCED PWM  
(Auto-Shutdown Event Status) bit of the ECCPAS  
register. If the bit is a ‘0’, the PWM pins are operating  
normally. If the bit is a ‘1’, the PWM outputs are in the  
shutdown state.  
AUTO-SHUTDOWN MODE  
The PWM mode supports an Auto-Shutdown mode that  
will disable the PWM outputs when an external  
shutdown event occurs. Auto-Shutdown mode places  
the PWM output pins into a predetermined state. This  
mode is used to help prevent the PWM from damaging  
the application.  
When a shutdown event occurs, two things happen:  
The ECCPASE bit is set to ‘1’. The ECCPASE will  
remain set until cleared in firmware or an auto-restart  
occurs (see Section 11.4.5 “Auto-Restart Mode”).  
The auto-shutdown sources are selected using the  
ECCPASx bits of the ECCPAS register. A shutdown  
event may be generated by:  
The enabled PWM pins are asynchronously placed in  
their shutdown states. The PWM output pins are  
grouped into pairs [P1A/P1C] and [P1B/P1D]. The state  
of each pin pair is determined by the PSSAC and  
PSSBD bits of the ECCPAS register. Each pin pair may  
be placed into one of three states:  
• A logic ‘0’ on the INT pin  
• Comparator C1  
• Comparator C2  
• Setting the ECCPASE bit in firmware  
• Drive logic ‘1’  
• Drive logic ‘0’  
• Tri-state (high-impedance)  
REGISTER 11-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN  
CONTROL REGISTER  
U-0  
U-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
ECCPASE  
ECCPAS2  
ECCPAS1  
ECCPAS0  
PSSAC1  
PSSAC0  
PSSBD1  
PSSBD0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
-n = Value at POR  
bit 7  
ECCPASE: ECCP Auto-Shutdown Event Status bit  
1= A shutdown event has occurred; ECCP outputs are in shutdown state  
0= ECCP outputs are operating  
bit 6-4  
ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits  
000= Auto-Shutdown is disabled  
001= Comparator C1 output change  
010= Comparator C2 output change(1)  
011= Either Comparator C1 or C2 change  
100= VIL on INT pin  
101= VIL on INT pin or Comparator C1 change  
110= VIL on INT pin or Comparator C2 change  
111= VIL on INT pin or Comparator C1 or C2 change  
bit 3-2  
bit 1-0  
PSSACn: Pins P1A and P1C Shutdown State Control bits  
00= Drive pins P1A and P1C to ‘0’  
01= Drive pins P1A and P1C to ‘1’  
1x= Pins P1A and P1C tri-state  
PSSBDn: Pins P1B and P1D Shutdown State Control bits  
00= Drive pins P1B and P1D to ‘0’  
01= Drive pins P1B and P1D to ‘1’  
1x= Pins P1B and P1D tri-state  
Note 1: If C2SYNC is enabled, the shutdown will be delayed by Timer1.  
© 2007 Microchip Technology Inc.  
DS41262D-page 141  
 复制成功!