PIC16F630/676
is decreased, the acquisition time may be decreased.
After the analog input channel is selected (changed),
this acquisition must be done before the conversion
can be started.
7.2
A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (CHOLD) must be allowed
to fully charge to the input channel voltage level. The
analog input model is shown in Figure 7-3. The source
impedance (RS) and the internal sampling switch (RSS)
impedance directly affect the time required to charge
the capacitor CHOLD. The sampling switch (RSS)
impedance varies over the device voltage (VDD), see
Figure 7-3. The maximum recommended imped-
ance for analog sources is 10 kΩ. As the impedance
To calculate the minimum acquisition time, Equation 7-1
may be used. This equation assumes that 1/2 LSb error
is used (1024 steps for the A/D). The 1/2 LSb error is the
maximum error allowed for the A/D to meet its specified
resolution.
To calculate the minimum acquisition time, TACQ, see
the PIC® Mid-Range Reference Manual (DS33023).
EQUATION 7-1:
ACQUISITION TIME
TACQ
= Amplifier Settling Time +
Hold Capacitor Charging Time +
Temperature Coefficient
= TAMP + TC + TCOFF
= 2μs + TC + [(Temperature -25°C)(0.05μs/°C)]
= CHOLD (RIC + RSS + RS) In(1/2047)
= - 120pF (1kΩ + 7kΩ + 10kΩ) In(0.0004885)
= 16.47μs
= 2μs + 16.47μs + [(50°C -25°C)(0.05μs/°C)
= 19.72μs
TC
TACQ
Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
3: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin
leakage specification.
FIGURE 7-3:
ANALOG INPUT MODEL
VDD
Sampling
Switch
VT = 0.6V
ANx
SS
RIC ≤ 1K
RSS
RS
CHOLD
CPIN
5 pF
= DAC capacitance
= 120 pF
VA
I LEAKAGE
± 500 nA
VT = 0.6V
VSS
Legend: CPIN
= input capacitance
= threshold voltage
6V
5V
VT
I LEAKAGE = leakage current at the pin due to
various junctions
VDD 4V
3V
2V
RIC
SS
= interconnect resistance
= sampling switch
CHOLD
= sample/hold capacitance (from DAC)
5 6 7 8 9 1011
Sampling Switch
(kΩ)
© 2007 Microchip Technology Inc.
DS40039E-page 47
MICROCHIP [ MICROCHIP ]
