欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F767-I/SP 参数 Datasheet PDF下载

PIC16F767-I/SP图片预览
型号: PIC16F767-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚, 8位CMOS闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 4898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F767-I/SP的Datasheet PDF文件第20页浏览型号PIC16F767-I/SP的Datasheet PDF文件第21页浏览型号PIC16F767-I/SP的Datasheet PDF文件第22页浏览型号PIC16F767-I/SP的Datasheet PDF文件第23页浏览型号PIC16F767-I/SP的Datasheet PDF文件第25页浏览型号PIC16F767-I/SP的Datasheet PDF文件第26页浏览型号PIC16F767-I/SP的Datasheet PDF文件第27页浏览型号PIC16F767-I/SP的Datasheet PDF文件第28页  
PIC16F7X7  
2.2.2.2  
OPTION_REG Register  
Note:  
To achieve a 1:1 prescaler assignment for  
the TMR0 register, assign the prescaler to  
the Watchdog Timer.  
The OPTION_REG register is a readable and writable  
register which contains various control bits to configure  
the TMR0 prescaler/WDT postscaler (single assign-  
able register also known as the prescaler), the external  
INT interrupt, TMR0 and the weak pull-ups on PORTB.  
REGISTER 2-2:  
OPTION_REG: OPTION CONTROL REGISTER (ADDRESS 81h, 181h)  
R/W-1  
RBPU  
R/W-1  
R/W-1  
T0CS  
R/W-1  
T0SE  
R/W-1  
PSA  
R/W-1  
PS2  
R/W-1  
PS1  
R/W-1  
PS0  
INTEDG  
bit 7  
bit 0  
bit 7  
bit 6  
bit 5  
bit 4  
bit 3  
bit 2-0  
RBPU: PORTB Pull-up Enable bit  
1= PORTB pull-ups are disabled  
0= PORTB pull-ups are enabled by individual port latch values  
INTEDG: Interrupt Edge Select bit  
1= Interrupt on rising edge of RB0/INT pin  
0= Interrupt on falling edge of RB0/INT pin  
T0CS: TMR0 Clock Source Select bit  
1= Transition on RA4/T0CKI pin  
0= Internal instruction cycle clock (CLKO)  
T0SE: TMR0 Source Edge Select bit  
1= Increment on high-to-low transition on RA4/T0CKI pin  
0= Increment on low-to-high transition on RA4/T0CKI pin  
PSA: Prescaler Assignment bit  
1= Prescaler is assigned to the WDT  
0= Prescaler is assigned to the Timer0 module  
PS2:PS0: Prescaler Rate Select bits  
Bit Value TMR0 Rate WDT Rate  
000  
001  
010  
011  
100  
101  
110  
111  
1 : 1  
1 : 2  
1 : 4  
1 : 8  
1 : 16  
1 : 32  
1 : 64  
1 : 128  
1 : 2  
1 : 4  
1 : 8  
1 : 16  
1 : 32  
1 : 64  
1 : 128  
1 : 256  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
DS30498C-page 22  
2004 Microchip Technology Inc.