欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C57C-04I/SO 参数 Datasheet PDF下载

PIC16C57C-04I/SO图片预览
型号: PIC16C57C-04I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ROM的8位CMOS微控制器系列 [ROM-Based 8-Bit CMOS Microcontroller Series]
分类和应用: 微控制器和处理器外围集成电路光电二极管PC可编程只读存储器时钟
文件页数/大小: 84 页 / 641 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第30页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第31页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第32页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第33页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第35页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第36页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第37页浏览型号PIC16C57C-04I/SO的Datasheet PDF文件第38页  
PIC16CR54C  
7.7  
Time-Out Sequence and Power Down  
Status Bits (TO/PD)  
7.8  
Reset on Brown-Out  
A brown-out is a condition where device power (VDD)  
dips below its minimum value, but not to zero, and then  
recovers. The device should be reset in the event of a  
brown-out.  
The TO and PD bits in the STATUS register can be  
tested to determine if a RESET condition has been  
caused by a power-up condition, a MCLR or Watchdog  
Timer (WDT) reset, or a MCLR or WDT wake-up reset.  
To reset PIC16CR54C devices when a brown-out  
occurs, external brown-out protection circuits may be  
built, as shown in Figure 7-13 and Figure 7-14.  
TABLE 7-6:  
TO/PD STATUS AFTER  
RESET  
FIGURE 7-13: BROWN-OUT PROTECTION  
CIRCUIT 1  
TO  
PD  
RESET was caused by  
Power-up (POR)  
1
u
1
u
(1)  
VDD  
MCLR reset (normal operation)  
1
0
0
0
1
0
MCLR wake-up reset (from SLEEP)  
WDT reset (normal operation)  
VDD  
33k  
WDT wake-up reset (from SLEEP)  
Q1  
Legend: u= unchanged  
10k  
MCLR  
Note 1: The TO and PD bits maintain their status (u) until  
a reset occurs. A low-pulse on the MCLR input  
does not change the TO and PD status bits.  
40k  
PIC16CR54C  
These STATUS bits are only affected by events listed  
in Table 7-7.  
This circuit will activate reset when VDD goes below Vz +  
0.7V (where Vz = Zener voltage).  
TABLE 7-7:  
EVENTS AFFECTING TO/PD  
STATUS BITS  
Event  
TO PD  
Remarks  
1
0
1
1
1
u
0
1
Power-up  
FIGURE 7-14: BROWN-OUT PROTECTION  
CIRCUIT 2  
WDT Time-out  
No effect on PD  
SLEEPinstruction  
CLRWDTinstruction  
Legend: u= unchanged  
VDD  
VDD  
A WDT time-out will occur regardless of the status of the TO  
bit. A SLEEPinstruction will be executed, regardless of the  
status of the PD bit. Table 7-6 reflects the status of TO and  
PD after the corresponding event.  
R1  
Q1  
MCLR  
R2  
Table 7-3 lists the reset conditions for the special  
function registers, while Table 7-4 lists the reset  
conditions for all the registers.  
40k  
PIC16CR54C  
This brown-out circuit is less expensive, although  
less accurate. Transistor Q1 turns off when VDD  
is below a certain level such that:  
R1  
= 0.7V  
VDD •  
R1 + R2  
DS40191A-page 34  
Preliminary  
1998 Microchip Technology Inc.  
 
 复制成功!