欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F73-I/SPG 参数 Datasheet PDF下载

PIC16F73-I/SPG图片预览
型号: PIC16F73-I/SPG
PDF下载: 下载PDF文件 查看货源
内容描述: [28 Pin, 7KB Std Flash, 192 RAM, 22 I/O, -40C to +85C, 28-SPDIP, TUBE]
分类和应用: 闪存微控制器
文件页数/大小: 174 页 / 3853 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F73-I/SPG的Datasheet PDF文件第59页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第60页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第61页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第62页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第64页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第65页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第66页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第67页  
PIC16F7X  
REGISTER 9-2:  
SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)  
R/W-0  
WCOL  
R/W-0  
R/W-0  
R/W-0  
CKP  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
SSPOV  
SSPEN  
SSPM3  
SSPM2  
SSPM1  
SSPM0  
bit 0  
bit 7  
bit 7  
bit 6  
WCOL: Write Collision Detect bit  
1= The SSPBUF register is written while it is still transmitting the previous word  
(must be cleared in software)  
0= No collision  
SSPOV: Receive Overflow Indicator bit  
In SPI mode:  
1= A new byte is received while the SSPBUF register is still holding the previous data. In case  
of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user  
must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In  
Master mode, the overflow bit is not set since each new reception (and transmission) is  
initiated by writing to the SSPBUF register.  
0= No overflow  
In I2C mode:  
1= A byte is received while the SSPBUF register is still holding the previous byte. SSPOV  
is a dont carein Transmit mode. SSPOV must be cleared in software in either mode.  
0= No overflow  
bit 5  
SSPEN: Synchronous Serial Port Enable bit  
In SPI mode:  
1= Enables serial port and configures SCK, SDO, and SDI as serial port pins  
0= Disables serial port and configures these pins as I/O port pins  
In I2C mode:  
1= Enables the serial port and configures the SDA and SCL pins as serial port pins  
0= Disables serial port and configures these pins as I/O port pins  
In both modes, when enabled, these pins must be properly configured as input or output.  
bit 4  
CKP: Clock Polarity Select bit  
In SPI mode:  
1= IDLE state for clock is a high level (Microwire® default)  
0= IDLE state for clock is a low level (Microwire® alternate)  
In I2C mode:  
SCK release control  
1= Enable clock  
0= Holds clock low (clock stretch). (Used to ensure data setup time.)  
bit 3-0  
SSPM3:SSPM0: Synchronous Serial Port Mode Select bits  
0000= SPI Master mode, clock = FOSC/4  
0001= SPI Master mode, clock = FOSC/16  
0010= SPI Master mode, clock = FOSC/64  
0011= SPI Master mode, clock = TMR2 output/2  
0100= SPI Slave mode, clock = SCK pin. SS pin control enabled.  
0101= SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.  
0110= I2C Slave mode, 7-bit address  
0111= I2C Slave mode, 10-bit address  
1011= I2C Firmware Controlled Master mode (slave IDLE)  
1110= I2C Slave mode, 7-bit address with START and STOP bit interrupts enabled  
1111= I2C Slave mode, 10-bit address with START and STOP bit interrupts enabled  
Legend:  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as 0’  
0= Bit is cleared x = Bit is unknown  
- n = Value at POR reset  
1= Bit is set  
2002 Microchip Technology Inc.  
DS30325B-page 61