欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F73-I/SPG 参数 Datasheet PDF下载

PIC16F73-I/SPG图片预览
型号: PIC16F73-I/SPG
PDF下载: 下载PDF文件 查看货源
内容描述: [28 Pin, 7KB Std Flash, 192 RAM, 22 I/O, -40C to +85C, 28-SPDIP, TUBE]
分类和应用: 闪存微控制器
文件页数/大小: 174 页 / 3853 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F73-I/SPG的Datasheet PDF文件第58页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第59页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第60页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第61页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第63页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第64页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第65页浏览型号PIC16F73-I/SPG的Datasheet PDF文件第66页  
PIC16F7X  
REGISTER 9-1:  
SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)  
R/W-0  
SMP  
R/W-0  
CKE  
R-0  
D/A  
R-0  
P
R-0  
S
R-0  
R-0  
UA  
R-0  
BF  
R/W  
bit 7  
bit 0  
bit 7  
SMP: SPI Data Input Sample Phase bit  
SPI Master mode:  
1= Input data sampled at end of data output time  
0= Input data sampled at middle of data output time (Microwire®)  
SPI Slave mode:  
SMP must be cleared when SPI is used in Slave mode  
I2C mode:  
This bit must be maintained clear  
bit 6  
CKE: SPI Clock Edge Select bit (Figure 9-2, Figure 9-3, and Figure 9-4)  
SPI mode, CKP = 0:  
1= Data transmitted on rising edge of SCK (Microwire® alternate)  
0= Data transmitted on falling edge of SCK  
SPI mode, CKP = 1:  
1= Data transmitted on falling edge of SCK (Microwire® default)  
0= Data transmitted on rising edge of SCK  
I2C mode:  
This bit must be maintained clear  
bit 5  
bit 4  
D/A: Data/Address bit (I2C mode only)  
1= Indicates that the last byte received or transmitted was data  
0= Indicates that the last byte received or transmitted was address  
P: STOP bit (I2C mode only)  
This bit is cleared when the SSP module is disabled, or when the START bit is detected last.  
SSPEN is cleared.  
1= Indicates that a STOP bit has been detected last (this bit is 0on RESET)  
0= STOP bit was not detected last  
bit 3  
bit 2  
S: START bit (I2C mode only)  
This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last.  
SSPEN is cleared.  
1= Indicates that a START bit has been detected last (this bit is 0on RESET)  
0= START bit was not detected last  
R/W: Read/Write bit Information (I2C mode only)  
This bit holds the R/W bit information following the last address match. This bit is only valid from  
the address match to the next START bit, STOP bit, or ACK bit.  
1= Read  
0 = Write  
bit 1  
bit 0  
UA: Update Address bit (10-bit I2C mode only)  
1= Indicates that the user needs to update the address in the SSPADD register  
0= Address does not need to be updated  
BF: Buffer Full Status bit  
Receive (SPI and I2C modes):  
1= Receive complete, SSPBUF is full  
0= Receive not complete, SSPBUF is empty  
Transmit (I2C mode only):  
1= Transmit in progress, SSPBUF is full  
0= Transmit complete, SSPBUF is empty  
Legend:  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as 0’  
0= Bit is cleared x = Bit is unknown  
- n = Value at POR reset  
1= Bit is set  
DS30325B-page 60  
2002 Microchip Technology Inc.