欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F873A-I/SP 参数 Datasheet PDF下载

PIC16F873A-I/SP图片预览
型号: PIC16F873A-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 40分之28引脚增强型闪存微控制器 [28/40-pin Enhanced FLASH Microcontrollers]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 222 页 / 3815 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F873A-I/SP的Datasheet PDF文件第79页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第80页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第81页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第82页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第84页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第85页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第86页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第87页  
PIC16F87XA  
REGISTER 9-5:  
SSPCON2: MSSP CONTROL REGISTER2 (I2C MODE) (ADDRESS 91h)  
R/W-0  
GCEN  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
RCEN  
R/W-0  
PEN  
R/W-0  
RSEN  
R/W-0  
SEN  
ACKSTAT  
ACKDT  
ACKEN  
bit 7  
bit 0  
bit 7  
bit 6  
bit 5  
GCEN: General Call Enable bit (Slave mode only)  
1= Enable interrupt when a general call address (0000h) is received in the SSPSR  
0= General call address disabled  
ACKSTAT: Acknowledge Status bit (Master Transmit mode only)  
1= Acknowledge was not received from slave  
0= Acknowledge was received from slave  
ACKDT: Acknowledge Data bit (Master Receive mode only)  
1= Not Acknowledge  
0= Acknowledge  
Note:  
Value that will be transmitted when the user initiates an Acknowledge sequence at  
the end of a receive.  
bit 4  
ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)  
1= Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.  
Automatically cleared by hardware.  
0= Acknowledge sequence IDLE  
bit 3  
bit 2  
RCEN: Receive Enable bit (Master mode only)  
1= Enables Receive mode for I2C  
0= Receive IDLE  
PEN: STOP Condition Enable bit (Master mode only)  
1= Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.  
0= STOP condition IDLE  
bit 1  
bit 0  
RSEN: Repeated START Condition Enabled bit (Master mode only)  
1= Initiate Repeated START condition on SDA and SCL pins.  
Automatically cleared by hardware.  
0= Repeated START condition IDLE  
SEN: START Condition Enabled/Stretch Enabled bit  
In Master mode:  
1= Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.  
0= START condition IDLE  
In Slave mode:  
1= Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled)  
0= Clock stretching is enabled for Slave Transmit only (PIC16F87X compatibility)  
Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I2C module is not in the IDLE  
mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or  
writes to the SSPBUF are disabled).  
Legend:  
R = Readable bit  
W = Writable bit  
’1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
’0’ = Bit is cleared x = Bit is unknown  
- n = Value at POR reset  
2001 Microchip Technology Inc.  
Advance Information  
DS39582A-page 81  
 复制成功!