欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F873A-I/SP 参数 Datasheet PDF下载

PIC16F873A-I/SP图片预览
型号: PIC16F873A-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 40分之28引脚增强型闪存微控制器 [28/40-pin Enhanced FLASH Microcontrollers]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 222 页 / 3815 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F873A-I/SP的Datasheet PDF文件第77页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第78页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第79页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第80页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第82页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第83页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第84页浏览型号PIC16F873A-I/SP的Datasheet PDF文件第85页  
PIC16F87XA  
REGISTER 9-3:  
SSPSTAT: MSSP STATUS REGISTER (I2C MODE) (ADDRESS 94h)  
R/W-0  
SMP  
R/W-0  
CKE  
R-0  
D/A  
R-0  
P
R-0  
S
R-0  
R-0  
UA  
R-0  
BF  
R/W  
bit 7  
bit 0  
bit 7  
bit 6  
bit 5  
SMP: Slew Rate Control bit  
In Master or Slave mode:  
1= Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)  
0= Slew rate control enabled for high speed mode (400 kHz)  
CKE: SMBus Select bit  
In Master or Slave mode:  
1= Enable SMBus specific inputs  
0= Disable SMBus specific inputs  
D/A: Data/Address bit  
In Master mode:  
Reserved  
In Slave mode:  
1= Indicates that the last byte received or transmitted was data  
0= Indicates that the last byte received or transmitted was address  
bit 4  
bit 3  
bit 2  
P: STOP bit  
1= Indicates that a STOP bit has been detected last  
0= STOP bit was not detected last  
Note:  
This bit is cleared on RESETand when SSPEN is cleared.  
S: START bit  
1= Indicates that a START bit has been detected last  
0= START bit was not detected last  
Note:  
This bit is cleared on RESETand when SSPEN is cleared.  
R/W: Read/Write bit information (I2C mode only)  
In Slave mode:  
1= Read  
0= Write  
Note:  
This bit holds the R/W bit information following the last address match. This bit is only  
valid from the address match to the next START bit, STOP bit, or not ACK bit.  
In Master mode:  
1= Transmit is in progress  
0= Transmit is not in progress  
Note:  
ORing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is  
in IDLE mode.  
bit 1  
bit 0  
UA: Update Address (10-bit Slave mode only)  
1= Indicates that the user needs to update the address in the SSPADD register  
0= Address does not need to be updated  
BF: Buffer Full Status bit  
In Transmit mode:  
1= Receive complete, SSPBUF is full  
0= Receive not complete, SSPBUF is empty  
In Receive mode:  
1= Data Transmit in progress (does not include the ACK and STOP bits), SSPBUF is full  
0= Data Transmit complete (does not include the ACK and STOP bits), SSPBUF is empty  
Legend:  
R = Readable bit  
W = Writable bit  
’1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
’0’ = Bit is cleared x = Bit is unknown  
- n = Value at POR  
2001 Microchip Technology Inc.  
Advance Information  
DS39582A-page 79  
 复制成功!