欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP42100-I/SL 参数 Datasheet PDF下载

MCP42100-I/SL图片预览
型号: MCP42100-I/SL
PDF下载: 下载PDF文件 查看货源
内容描述: 单/双通道数字电位SPI⑩接口 [Single/Dual Digital Potentiometer with SPI⑩ Interface]
分类和应用: 转换器数字电位计电阻器光电二极管PC
文件页数/大小: 33 页 / 682 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号MCP42100-I/SL的Datasheet PDF文件第1页浏览型号MCP42100-I/SL的Datasheet PDF文件第2页浏览型号MCP42100-I/SL的Datasheet PDF文件第3页浏览型号MCP42100-I/SL的Datasheet PDF文件第4页浏览型号MCP42100-I/SL的Datasheet PDF文件第6页浏览型号MCP42100-I/SL的Datasheet PDF文件第7页浏览型号MCP42100-I/SL的Datasheet PDF文件第8页浏览型号MCP42100-I/SL的Datasheet PDF文件第9页  
MCP41XXX/42XXX
Absolute Maximum Ratings †
V
DD
...................................................................................7.0V
All inputs and outputs w.r.t. V
SS
............... -0.6V to V
DD
+1.0V
Storage temperature .....................................-60°C to +150°C
Ambient temp. with power applied ................-60°C to +125°C
ESD protection on all pins
..................................................≥
2 kV
† Notice:
Stresses above those listed under “maximum rat-
ings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at
those or any other conditions above those indicated in the
operational listings of this specification is not implied. Expo-
sure to maximum rating conditions for extended periods may
affect device reliability.
AC TIMING CHARACTERISTICS
Electrical Characteristics:
Unless otherwise indicated, V
DD
= +2.7V to 5.5V, T
A
= -40°C to +85°C.
Parameter
Clock Frequency
Clock High Time
Clock Low Time
CS Fall to First Rising CLK Edge
Data Input Setup Time
Data Input Hold Time
SCK Fall to SO Valid Propagation Delay
SCK Rise to CS Rise Hold Time
SCK Rise to CS Fall Delay
CS Rise to CLK Rise Hold
CS High Time
Reset Pulse Width
RS Rising to CS Falling Delay Time
CS rising to RS or SHDN falling delay time
CS low time
Shutdown Pulse Width
Note
1:
2:
3:
Sym
F
CLK
t
HI
t
LO
t
CSSR
t
SU
t
HD
t
DO
t
CHS
t
CS0
t
CS1
t
CSH
t
RS
t
RSCS
t
SE
t
CSL
t
SH
30
10
100
40
150
150
40
100
150
Min.
40
40
40
40
10
Typ.
Max.
10
80
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
C
L
= 30 pF
Conditions
V
DD
= 5V
When using the device in the daisy-chain configuration, maximum clock frequency is determined by a combination of propagation delay
time (t
DO
) and data input setup time (t
SU
). Max. clock frequency is therefore ~ 5.8 MHz based on SCK rise and fall times of 5 ns, t
HI
=
40 ns, t
DO
= 80 ns and t
SU
= 40 ns.
Applies only to the MCP42XXX devices.
Applies only when using hardware pins to exit software shutdown mode, MCP42XXX only.
2003 Microchip Technology Inc.
DS11195C-page 5