欢迎访问ic37.com |
会员登录 免费注册
发布采购

25LC1024-I/SM 参数 Datasheet PDF下载

25LC1024-I/SM图片预览
型号: 25LC1024-I/SM
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位的SPI总线串行EEPROM [1 Mbit SPI Bus Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 30 页 / 573 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号25LC1024-I/SM的Datasheet PDF文件第2页浏览型号25LC1024-I/SM的Datasheet PDF文件第3页浏览型号25LC1024-I/SM的Datasheet PDF文件第4页浏览型号25LC1024-I/SM的Datasheet PDF文件第5页浏览型号25LC1024-I/SM的Datasheet PDF文件第6页浏览型号25LC1024-I/SM的Datasheet PDF文件第7页浏览型号25LC1024-I/SM的Datasheet PDF文件第8页浏览型号25LC1024-I/SM的Datasheet PDF文件第9页  
25AA1024/25LC1024
1 Mbit SPI Bus Serial EEPROM
Device Selection Table
Part Number
25LC1024
25AA1024
V
CC
Range
2.5-5.5V
1.8-5.5V
Page Size
256 Byte
256 Byte
Temp. Ranges
I,E
I
Packages
P, SM, MF
P, SM, MF
Features:
• 20 MHz max. Clock Speed
• Byte and Page-level Write Operations:
- 256 byte page
- 6 ms max. write cycle time
- No page or sector erase required
• Low-Power CMOS Technology:
- Max. Write current: 5 mA at 5.5V, 20 MHz
- Read current: 7 mA at 5.5V, 20 MHz
- Standby current: 1μA at 2.5V
(Deep power-down)
• Electronic Signature for Device ID
• Self-Timed Erase and Write Cycles:
- Page Erase (6 ms max.)
- Sector Erase (10 ms max.)
- Chip Erase (10 ms max.)
• Sector Write Protection (32K byte/sector):
- Protect none, 1/4, 1/2 or all of array
• Built-In Write Protection:
- Power-on/off data protection circuitry
- Write enable latch
- Write-protect pin
• High Reliability:
- Endurance: 1M erase/write cycles
• Temperature Ranges Supported:
- Industrial (I):
-40°C to +85°C
- Automotive (E):
-40°C to +125°C
• Pb-free packages available
Description:
The Microchip Technology Inc. 25AA1024/25LC1024
(25XX1024
*
) is a 1024 Kbit serial EEPROM memory
with byte-level and page-level serial EEPROM func-
tions. It also features Page, Sector and Chip erase
functions typically associated with Flash-based prod-
ucts. These functions are not required for byte or page
write operations. The memory is accessed via a simple
Serial Peripheral Interface (SPI) compatible serial bus.
The bus signals required are a clock input (SCK) plus
separate data in (SI) and data out (SO) lines. Access to
the device is controlled by a Chip Select (CS) input.
Communication to the device can be paused via the
hold pin (HOLD). While the device is paused, transi-
tions on its inputs will be ignored, with the exception of
Chip Select, allowing the host to service higher priority
interrupts.
The 25XX1024 is available in standard packages
including 8-lead PDIP and SOIJ, and advanced 8-lead
DFN package. All devices are Pb-free.
Package Types (not to scale)
DFN
25LC1024
CS 1
SO 2
WP 3
(MF)
8
7
6
5
V
CC
HOLD
SCK
SI
PDIP/SOIJ
(P, SM)
25LC1024
CS
SO
WP
V
SS
1
2
3
4
8
7
6
5
V
CC
HOLD
SCK
SI
Pin Function Table
Name
CS
SO
WP
V
SS
SI
SCK
HOLD
V
CC
Function
Chip Select Input
Serial Data Output
Write-Protect
Ground
Serial Data Input
Serial Clock Input
Hold Input
Supply Voltage
V
SS
4
*25XX1024 is used in this document as a generic part number
for the 25AA1024, 25LC1024 devices.
©
2007 Microchip Technology Inc.
Preliminary
DS21836D-page 1