欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2154LNA2+ 参数 Datasheet PDF下载

DS2154LNA2+图片预览
型号: DS2154LNA2+
PDF下载: 下载PDF文件 查看货源
内容描述: [Framer, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-100]
分类和应用: PC电信电信集成电路
文件页数/大小: 124 页 / 982 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号DS2154LNA2+的Datasheet PDF文件第47页浏览型号DS2154LNA2+的Datasheet PDF文件第48页浏览型号DS2154LNA2+的Datasheet PDF文件第49页浏览型号DS2154LNA2+的Datasheet PDF文件第50页浏览型号DS2154LNA2+的Datasheet PDF文件第52页浏览型号DS2154LNA2+的Datasheet PDF文件第53页浏览型号DS2154LNA2+的Datasheet PDF文件第54页浏览型号DS2154LNA2+的Datasheet PDF文件第55页  
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers  
7.2. CRC4 Error Counter  
CRC4 Count Register 1 (CRCCR1) is the most significant word and CRCCR2 is the least significant  
word of a 10-bit counter that records word errors in the Cyclic Redundancy Check 4 (CRC4). Since the  
maximum CRC4 count in a one second period is 1000, this counter cannot saturate. The counter is  
disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of  
multiframe sync occurs at the CAS level.  
CRCCR1: CRC4 COUNT REGISTER 1 (Address = 02 Hex)  
CRCCR2: CRC4 COUNT REGISTER 2 (Address = 03 Hex)  
(MSB)  
(LSB)  
CRC8  
CRC0  
(See Note) (See Note) (See Note) (See Note) (See Note) (See Note)  
CRC9  
CRC1  
CRCCR1  
CRCCR2  
CRC7  
CRC6  
CRC5  
CRC4  
CRC3  
CRC2  
SYMBOL POSITION  
NAME AND DESCRIPTION  
MSB of the 10-Bit CRC4 error count  
LSB of the 10-Bit CRC4 error count  
CRC9  
CRC0  
CRCCR1.1  
CRCCR2.0  
Note: The upper six bits of CRCCR1 at address 02 are the most significant bits of the 12-bit FAS error counter.  
7.3. E-Bit Counter  
E–bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of  
a 10–bit counter that records Far-End Block Errors (FEBE) as reported in the first bit of frames 13 and 15  
on E1 lines running with CRC4 multiframe. These count registers will increment once each time the  
received E-bit is set to zero. Since the maximum E-bit count in a one second period is 1000, this counter  
cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will  
continue to count if loss of multiframe sync occurs at the CAS level.  
EBCR1: E-BIT COUNT REGISTER 1 (Address = 04 Hex)  
EBCR2: E-BIT COUNT REGISTER 2 (Address = 05 Hex)  
(MSB)  
(LSB)  
EB8  
EB0  
(See Note) (See Note) (See Note) (See Note) (See Note) (See Note)  
EB9  
EB1  
EBCR1  
EBCR2  
EB7  
EB6  
EB5  
EB4  
EB3  
EB2  
SYMBOL POSITION  
NAME AND DESCRIPTION  
MSB of the 10-Bit E-Bit Error Count  
LSB of the 10-Bit E-Bit Error Count  
EB9  
EB0  
EBCR1.1  
EBCR2.0  
Note: The upper six bits of EBCR1 at address 04 are the least significant bits of the 12-bit FAS error counter.  
51 of 124